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Re´sume´
Dans les socie´te´s modernes, le style de vie rapide et efficace ne´cessite un e´change
d’informations rapide, pre´cis et suˆr. Cette masse d’information est acquise par le
biais de divers dispositifs reposant en grande majorite´ sur des re´seaux e´lectroniques
complexes ainsi que sur Internet. La ville intelligente, l’Internet des objets (IoT)
et l’intelligence artificielle des objets (AIoT) sont actuellement des tendances essen-
tielles du de´veloppement technologique futur. L’informatique quantique et neuro-
morphique a` tre`s grande vitesse laisse entrevoir la possibilite´ de reprendre les archi-
tectures de Von Neumann. Cependant, tous ces e´volutions consomment une e´norme
quantite´ d’e´nergie. Satisfaire a` la fois les hautes performances et les ultra-basses con-
sommation est au centre des de´fis pose´s aux technologies de la prochaine ge´ne´ration.
Afin de re´pondre a` la demande en termes de quantite´ de donne´es et d’efficacite´
e´nerge´tique, la miniaturisation des produits microe´lectroniques, plus pre´cise´ment
des transistors, couple´e a` une ame´lioration des fonctionnalite´s et un couˆt re´duit,
ouvre la possibilite´ de re´pondre aux demandes susmentionne´es.
Cependant, l’ame´lioration seule des performances des transistors des prochaines
ge´ne´rations de puce n’est pas suffisante. Malgre´ leurs importances, les puces en
elles-meˆmes ne repre´sentent qu’une petite partie du tre`s vaste et complexe puz-
zle de la technologie de l’information. Ainsi, pour fac¸onner l’avenir du monde
nume´rique, nous devons e´galement examiner la situation dans son ensemble. Les
performances des transistors ne valent que dans le syste`me dans lequels ils sont
inte´gre´s. Les microprocesseurs les plus rapides sont inutiles si la capacite´ des lignes
de donne´es n’est pas augmente´e en conse´quence. C’est la` que les interconnexions
e´lectriques en cuivre (Cu) actuelles approcheront leurs limites physiques et pour-
raient ne plus eˆtre en mesure de suivre le de´bit de donne´es d’un processeur. En
fait, la fre´quence de fonctionnement des processeurs d’aujourd’hui est de´ja` re´gie par
les retards d’interconnexion et, en cours de fonctionnement, la plus grande partie
de leur puissance est dissipe´e dans les interconnexions. Par conse´quent, le manque
d’interconnexions ame´liore´es est a` l’origine de la tendance actuelle a` une simple
re´duction de la taille des circuits sans mise a` l’e´chelle simultane´e des performances
de la technologie CMOS, contrairement aux de´cennies pre´ce´dentes.
Paralle`lement a` la forte augmentation de la re´sistance des caˆbles d’interconnexion
induite par la diminution des dimensions, les performances globales d’une puce
se trouve domine´es par les interconnexions pour la re´gion submicronique. Par-
alle`lement a` la miniaturisation de la taille caracte´ristiques des dispositifs, le de´lai
intrinse`que de porte diminue et le de´lai d’interconnexion augmente conside´rablement
et devient dominant pour les performances globales. Obe´issez a` la loi de Moore [110]
indique que les transistors sur puce seront re´duits et double´s tous les deux ans afin
v
d’ame´liorer les performances et la production en volume. Toutefois, l’augmentation
des performances des puces risque de se voir entrave´e si seuls les pe´riphe´riques sont
optimise´s mais que ceux-ci ne disposent pas des interconnexions approprie´es. Par
conse´quent, l’exploration et la recherche de mate´riaux alternatifs pour conducteurs
d’interconnexion sur puce sont essentielles et ne´cessaire pour les futures puces hautes
performances et faible consommation.
Pendant plusieurs de´cennies, l’aluminium (Al) a e´te´ utilise´ pour les intercon-
nexions sur puce. En raison des contraintes de mise a` l’e´chelle des fils et de
faible re´sistances des fils, le cuivre, avec sa faible re´sistivite´, son faible couˆt et
moins d’oxydation que l’aluminium, a e´te´ jusqu’a` pre´sent la silution privile´gie´e
pour les fils d’interconnexion. Cependant, avec la re´duction continue de la largeur
de ligne des interconnexions en Cu, les performances et la fiabilite´ des conduc-
teurs d’interconnexion requie`rent une attention particulie`re pour suivre la mise a`
l’e´chelle des transistors. L’avancement de la photolithographie par fil me´tallique
est e´galement une composante importante du de´fi pose´, la rugosite´ de la surface
augmentant avec la largeur de raie du me´tal. Une densite´ de courant e´leve´e en-
traˆınera la rupture du mate´riau d’interconnexion le long du chemin conducteur, ce
qui provoquera e´galement un dysfonctionnement du circuit et acce´le´rera le de´lai de
la puce. Les deux proble`mes principaux des interconnexions actuelles en Cu sont
la re´sistivite´ conside´rablement accrue et l’effet d’e´lectromigration important, qui
posent les limites physique des interconnexions en Cu.
Le cuivre en tant qu’interconnexion sur puce suivant un proce´de´ damasce`ne afin
de re´duire davantage la re´duction d’e´chelle. Cependant, l’existence d’une couche
barrie`re de tranche´es d’interconnexion en Cu est ne´cessaire et ne peut eˆtre re´alise´e
en dessous d’une certaine e´paisseurs(∼2 nm); par conse´quent, la fraction effective
des lignes de Cu diminue conside´rablement si des lignes tre`s minces avec une barrie`re
induisent une augmentation importante de la re´sistance, encore moins de re´sistance a`
l’e´lectromigration (EM) et en conse´quence une de´gradation des performances encore
plus se´ve`re. Par conse´quent, il est propose´ que des me´taux alternatifs tels que le
Ruthenium (Ru) et le Cobalt (Co) remplacent le Cu en conservant le proce´de´ de
Damas. Meˆme si Ru et Co ont une re´sistivite´ supe´rieure a` celle de Cu, du fait qu’ils
ne posse`dent pas de barrie`re, la re´sistance effective a` la tranche´e est infe´rieure a` celle
du Cu.
Le Graphene a e´te´ de´couvert en 2004 [116]. Le graphe`ne est un arrangement
en re´seau hexagonal monocouche d’atomes de carbone. En raison de sa nature
semi-me´talliques et des proprie´te´s particulie`res qui en de´coulent, ou` la bande de
conduction et la bande de valence se croisent au point de Dirac, ses e´lectrons se
comportent comme des fermions de Dirac sans masse qui produisent du graphe`ne
ayant une vitesse de transport et une densite´ de courant e´leve´es. Par conse´quent,
de nombreuses recherches sur le graphe`ne sont conduites pour des applications
ciblant les dispositifs micro-e´lectroniques et les interconnexions. Une bande e´troite
de graphe`ne, connue sous le nom de graphene nanoribbon (GNR), a e´te´ e´tudie´e
comme candidat prometteur pour remplacer les canaux de transistors [11, 117] et
les interconnexions [130] pour les circuits inte´gre´s de tre`s grande taille de prochaine
ge´ne´ration (VLSI) . Le GNR pre´sente de nombreux avantages sur les proprie´te´s
e´lectriques [107], me´caniques et thermiques [10, 12]. Le GNR a une grande mo-
bilite´ des porteurs et une conductivite´ thermique [134]. Le libre parcours moyen des
e´lectrons dans du GNR peut atteindre plusieurs microme`tres [15] et sa conductivite´
thermique est dans la gamme de 5300 W/mK. Cependant, Le GNR a des proprie´te´s
me´talliques ou semi-conductrices en fonction de la disposition des atomes de bord.
Un GNR a` bords en zigzag se comporte de manie`re me´tallique et a` ”bord de fau-
teuils” est semi-conducteur [112]. Il reste encore difficile de fabriquer des GNR
entie`rement me´talliques de haute qualite´ pour les applications d’interconnexion a`
grande e´chelle. Cependant, en raison de la quantification 2D et de la bande inter-
dite e´troite du GNR semi-conducteur, a` la tempe´rature ambiante ou au-dessus, la
transition des e´lectrons induite par les effets thermiques peut rendre la bande inter-
dite e´troite ne´gligeable. Les GNR deviennent l’une des alternatives inte´ressantes et
prometteuses pour les futures applications d’interconnexions sur puce.
Le nanotube de carbone (CNT) a e´te´ de´couvert sous la forme de parois mul-
tiples (MWCNT) en 1999 [63] par le chercheur japonais S. Iijima. Les CNT a`
paroi simple (SWCNT) sont de´couverts deux ans apre`s en 1993 [64, 17]. Le CNT
peut eˆtre vu comme enveloppant une ou plusieurs feuilles de graphe`ne dans un fil
cylindrique a` une dimension, la distance entre les coquilles est de´finie par la dis-
tance de Van der Waals (0,34 nm) [45, 46]. Le diame`tre des SWCNT peut varier
de 0,4 nm a` 4 nm (le diame`tre typique est de 1,4 nm). Le diame`tre de coque le
plus a` l’exte´rieur de MWCNT peut aller jusqu’a` 100 nm. Le CNT en tant que
fil quantique 1-D, posse`de une tre`s forte liaison covalente entre atomes de carbone
[166], ce qui lui confe`re un tre`s bon confinement des e´lectrons dans la direction uni-
axiale. Les CNT ont e´galement des proprie´te´s physiques uniques: un tiers d’entre
eux sont me´talliques et les autres sont semi-conducteurs en fonction de leur chi-
ralite´ [165, 131]. Les CNT me´talliques ont de tre`s bonnes proprie´te´s pour les ap-
plications d’interconnexion, telles que le transport balistique, le chemin libre moyen
des e´lectrons (jusqu’a` plusieurs), re´sistance me´canique e´leve´e (∼ 1 TPa) [132, 88],
ampoule e´leve´e (jusqu’a` 109); ) [161, 171] et a` haute conductivite´ thermique (de
2000 W/mK a` 7500 W/mK) [66]. Cependant, les CNT ont toujours des proble`mes
de fiabilite´ en ce qui concerne les processus de fabrication et la conception. Au
cours des dernie`res de´cennies, des chercheurs ont e´tudie´ les phe´nome`nes de basse
tempe´rature (densite´, inte´grite´), de densite´ e´leve´e (>1013 cm−2) [151, 44, 118], pro-
cessus de croissance de haute qualite´. Les controˆles de l’orientation des CNT [151,
44, 145] Ne´anmoins, la se´lectivite´ de la chiralite´ [160, 59, 170] des CNT avec un
processus de´veloppe´ par CVD a` basse tempe´rature reste un de´fi important pour les
inte´grations en bout de ligne (BEOL) compatibles avec les processus silicium.
L’objectif de cette the`se est d’explorer le potentiel des nanotubes de carbone et
des composites de nanotubes de carbone pour les interconnexions faible consomma-
tion de la prochaine ge´ne´ration. Sur la base des mode`les compacts physiques de
pointe pour les CNT immobiles en SW et MW, nous avons tout d’abord de´veloppe´
un mode`le compact ame´liore´ base´ sur la physique e´lectrique en tenant compte de
l’effet de dopage et de la variabilite´ des CNT autonomes pour une utilisation en tant
qu’interconnexions locales. Deuxie`mement, nous avons explore´ le dopage des CNT,
qui e´tait l’un des principaux objectifs pour comprendre comment controˆler indi-
rectement l’incertitude de la chiralite´ des CNT et ame´liorer davantage leurs conduc-
tivite´s et atte´nuer les de´fauts des contacts critiques. Nos mode`les e´tablis dans cette
the`se visaient a` corre´ler les CNT re´alistes cultive´s par CVD a` basse tempe´rature.
Troisie`mement, nous avons e´tudie´ les proprie´te´s e´lectrothermiques composites des
CNT et des CNT-Cu pour les utilisations d’interconnexions interme´diaires et glob-
ales. En raison de la densite´ de courant e´leve´e fournie, l’effet thermique des in-
terconnexions (auto-e´chauffement) est l’un des principaux facteurs des proble`mes
d’e´lectromigration et de la de´faillance des interconnexions. Enfin, nous avons inte´gre´
nos mode`les e´lectriques a` des points de re´fe´rence de circuits afin d’e´valuer leurs per-
formances et leurs efficacite´s e´nerge´tiques, que nous avons ensuite compare´ avec des
interconnexions en Cu. Cette the`se fait partie de et a e´te´ finance´e par la Commis-
sion europe´enne. Le projet europe´en Horizon 2020 CONNECT est finance´ par la
subvention 688612. Le projet CONNECT est une collaboration entre l’Universite´ de
Glasgow (UoG), Royaume-Uni; LIRMM-CNRS, France; CEA Leti / Liten, France;
Fraunhofer (FhG), Dresde, Allemagne; Synopsys, Royaume-Uni; AIXTRON Ltd.,
Cambridge, Royaume-Uni; et IBM Suisse.
Cette the`se porte principalement sur la mode´lisation compacte et les simulations
au niveau du circuit en prenant des entre´es a` partir des re´sultats de la simulation au
niveau atomistique fondamental (UoG) et en fournissant des retours aux partenaires
expe´rimentaux (CEA et FhG) pour le guidage des expe´riences et la validation des
mode`les. Un autre aspect majeur consiste a` fournir des directives de conception de
niveau de circuit pour l’utilisation des interconnexions a` base de CNT.
Au chapitre 2, nous de´crivons les mode`les compacts primitifs de re´sistance (R) et
de capacitance (C) des CNT base´s sur des travaux de litte´rature. Nous constituons
une base solide en e´tudiant des mode`les de base RC a` CNT a` une seule paroi (SW)
et a` plusieurs parois (MW). EN comple´ment, nous proposons une e´tude approfondie
des variations de processus et de leur impact sur les performances d’interconnexion
du re´seau MWCNT.
Au chapitre 3, nous e´valuons la performance et la variabilite´ des interconnexions
du re´seau MWCNT tout en tenant compte de l’impact du dopage. Nous introduisons
le parame`tre nombre de canaux conducteurs (NC) et l’inte´grons dans notre mode`le
compact ame´liore´ de MWCNT de´crit au chapitre 2. En calculant the´oriquement NC
en fonction du de´calage de niveau de Fermi Ef - nous e´valuons chaque source de
variation (diame`tre, chiralite´, de´fauts) et toutes sources en utilisant des simulations
de Monte Carlo (MC). Les re´sultats de la simulation sont ensuite compare´s aux
re´sultats expe´rimentaux et une bonne cohe´rence est trouve´e entre eux.
Au chapitre 4, nous avons commence´ par e´tudier se´pare´ment les proprie´te´s
thermo-e´lectriques des Cu, SWCNT, MWCNT, SWCNT-Cu composite et MWCNT-
Cu composite. Nous construisons des mode`les thermoe´lectriques pour chacun des
cas en incluant des effets d’auto-e´chauffement, de diffusion de la chaleur vers le
substrat. Un syste`me d’e´quation diffe´rentielle a` conduction thermique a` composi-
tion automatique est re´solu pour extraire le profil de tempe´rature pour chaque cas
d’interconnexion. De plus, nous avons de´duit leurs caracte´ristiques I-V et leurs vari-
ations de re´sistance sous diverses tensions. L’ampacite´ est calcule´e a` la fin afin de
comprendre les proprie´te´s thermoe´lectriques du mate´riau. Cette e´tude ne´cessite des
validations supple´mentaires avec des donne´es expe´rimentales.
Dans le chapitre 5, nous cherchons a` mieux comprendre les performances au
niveau du circuit des interconnexions MWCNT dope´es et le potentiel des technolo-
gie carbone, en comparant CNTFET + MWCNT et FinFET + Cu, pre´sente´ en
tant qu’e´tude de cas pour les technologies avance´es. Les mode`les d’interconnexion
MWCNT, CNTFET, 7 nm FinFET et PTM Cu model sont utilise´s pour effectuer
des simulations au niveau circuit. Le retard de circuit global, le produit de retard
de puissance et d’e´nergie sont e´tudie´s pour les deux cas d’e´tude. De plus, un cir-
cuit logique (additioneur/Full-Adder) est pris en exemple pour e´tudier et comparer
diffe´rents choix d’interconnexions: interconnexions ide´ales, interconnexions en Cu
et interconnexions MWCNT.
Une ouverture sur les nouvelles perspectives d’investigation des technologie a`
base de nano-tubes de carbones terminent le pre´sent manuscrit de the`se
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Chapter 1
Introduction
1.1 Overview of On-Chip Interconnects
In today’s modern society, fast and efficient lifestyle requires rapid, accurate, and
safe information exchange. Enormous information and data acquired through vari-
ous electronic devices. Different activities rely on complex electronic networks and
the internet. Smart city, internet of things (IoT), and artificial intelligence of things
(AIoT) become the essential trend for future technology development. Super-speed
neuromorphic and quantum computing indicate the prospects of taking over the Von
Neumann architectures. However, all these developments and evolutions consume a
huge amount of energy. Satisfying high-performance and at the same time ultra-low
power are the center of the interest for the next generation technologies. In order to
meet the demand of data abundant workloads and its energy efficiency, miniatur-
ization of microelectronic products, more precisely, the transistors, with enhanced
functionality and decreased cost open the possibility to meet the aforementioned
requests.
Nevertheless, improving only the transistor performance of future chip isn’t suf-
ficient. Chips are only one small part of the very large and complex information
technology puzzle, albeit a very important one. Thus, to shape the future of the
digital world, we also have to look at the bigger picture. Transistors are only as
good as the system in which they are embedded. The fastest microprocessors are
useless if the capacity of the data lines is not increased accordingly. This is where
current electrical copper (Cu) interconnects will approach their physical limitations
and may no longer be able to keep pace with a processor’s data throughput. In
fact, the operation frequency of today’s CPUs is already governed by interconnect
delays, and, during operation, most their power is dissipated in the interconnects.
Therefore, the lack of improved interconnects is responsible for today’s trend to-
wards merely size-scaling without concurrent performance scaling of CMOS, unlike
previous decades of scaling.
On-chip interconnects include global, intermediate and local interconnects. In
Fig. 1.1 [1], it shows the on-chip interconnect structure. For global interconnects,
vias are used for signal and power delivery. Large amount of current passes through
global interconnects can generate severe electromigration (EM) issues. Metals with
low resistivity and being strong against electromigration effect become the priority
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Figure 1.1: On-Chip hierarchical cross-sectional interconnect structure [1].
choices. Scaling of global interconnects is not as critical as intermediate and local
interconnects. However, it still remains necessary to find solutions for electromigra-
tion problem and interconnects reliability. Intermediate interconnects are the metal
wires connecting between cells and cores/modules. The module complexity leads to
a rapid increase of wire resistances and capacitances when we scale the intermediate
interconnects. Air gaps can be used to reduce capacitance effects, but the increase
of resistance is critical. Local interconnects are short connections between cells and
are the most sensible interconnects to the transistor miniaturization. As transistors
size shrinks and density increases, there requires a huge amount of local intercon-
nect, thus wire congestion and resistance become detrimental for future technology
nodes. New materials and components with barrier-less and ballistic transport are
widely investigated.
On-chip delay becomes dominating by interconnects when the minimum on-chip
feature size scales to submicron region (Fig. 1.2). Accompanying with the minia-
turization of device feature size, intrinsic gate delay decreases while interconnect
RC delay increases and becomes dominant for overall performance. Moore’s law
[110] indicates that on-chip transistors double its number for every two years in
order to meet the request for better performance and higher volume production.
Due to the area limitation of the chip, integrating two times of transistors need to
scale down each of them. Scaling of transistors increases their performances and
further aims to improve the chip overall performance. However, the increase of the
chip performance cannot be guaranteed if only devices are optimized but without
interconnects. Therefore, exploring and investigating alternative on-chip intercon-
nect conductor materials are critical for future high performance and energy efficient
chips.
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Figure 1.2: Interconnect delay becomes dominant for submicron region [100].
1.2 Copper Interconnects
Accelerated technology scaling has aggravated Cooper (Cu) resistivity increase due
to electron scattering and even more severely, it introduced electromigration issues.
Mass transport along interfaces and grain boundaries in state-of-the-art Cu inter-
connects is one of the most important issues to be solved for future technology nodes
according to the International Roadmap for Devices and Systems (IRDS) [2].
During several decades, aluminium (Al) has been used for on-chip interconnect
wires. Due to the demands of wire scaling and lower wire resistivity, copper with its
low resistivity, low cost and less oxidation than Aluminium and scalability has been
considered for the suitable interconnect wires until nowadays. However, with the
continuous downscaling of Cu interconnect linewidth, performance and reliability of
interconnect conductors become severe issues to follow the transistors scaling. The
advancement of thin metal wire photo-lithography is also an important factor for
realization challenge, surface roughness increases with metal linewidth gets thinner.
High current density will lead the interconnect material breakdown along the con-
ducting path, which will further cause circuit malfunction and accelerate the chip’s
time to failure. Two main issues of current Cu interconnects are 1) exponential
increased resistivity and 2) occurrence of electromigration effect, which indicate the
physical bottleneck of Cu interconnects for further performance improvement.
1.2.1 Copper Interconnects - Resistivity
For Cu interconnects structure, there are not only the metal conductor itself but
accompanying with barrier layer to prevent Cu diffusion into the surrounding dielec-
tric, nucleation layer on the barrier material to enable metal film growth, and then
metal conductor filling inside [143]. While interconnects are downscaled, thickness
and volume of each layer will be reduced. This is causing the increase of Cu electri-
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cal resistivity where rising of electron scattering at metal grain boundaries and at
metal surface and interfaces. Figure 1.3 (a) illustrates the scattering phenomena for
an interconnect structure, and increase of Cu resistivity due to grain boundaries an
scattering effects is shown in (b).
Other important factors are also contributing to the interconnect total resis-
tance, such as the contact resistance and interconnects geometry. With shrinking
of linewidth, contact resistance is increasing as contacting area is reduced, thus the
overall interconnect performance degrades. Inter-metal capacitance is also governing
the interconnect performance, which is geometry and inter-metal dielectric depen-
dent. Air gap [113] and low-k (dielectric constant) insulating materials are studied
recently in order to reduce the effective dielectric constant.
(a) Cu interconnect structure (b) Cu interconnect resistivity
Figure 1.3: (a) Copper interconnects suffer from grain boundary and surface scat-
tering effects. (b) Grain boundary and scattering effects increase Cu interconnects
resistivity with shrinking of Cu width [77].
1.2.2 Copper Interconnects - Electromigration
Apart from increase of resistivity and degradation of performance, another critical
metric for interconnects is the reliability, which determines how an interconnect con-
ductor can maintain charge flow that goes through it without damaging the metal
conductor and degrading performance, or even causing interconnect material break-
down. Downscaling of interconnects indicates the reduction of wire cross-sectional
area and maximizing the current density J, in A/cm2 [97]. Once the maximum
current density approaches the conductor material current-carrying capacity, the
moving electrons with associated electric field have enough energy to displace atoms
from their original lattice sites where voids and hill-hocks can happen in the thin
conductor material. This is due to a combination of the electron wind force, the
temperature gradient induced force, the stress gradient induced force and the sur-
face tension force. This phenomenon is known as electromigration (EM). EM is a
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severe issue leading the chip failure and malfunctions. The maximum current den-
sity projected for interconnects in future technology nodes is Jmax ≥ 2MA/cm2 [97]
from 2014 on. Cu bulk material maximum current-carrying capacity is 2MA/cm2,
that clearly cannot meet the requirements for future technology nodes. In Fig. 1.4
(a), a polycrystalline line showing grains, grain boundaries and triple points and
structure cracks happen at those interfaces are shown. TEM (Transmission Elec-
tron Microscopy) image in (b) shows the cross section of 50 nm wide Cu line with
EM issues. This material intrinsic property limitation shows the bottleneck of Cu
for further on-chip interconnects implementation due to its severe reliability issue.
1.3 Emerging Interconnects for Advanced Tech-
nology Node
1.3.1 Metal Interconnects: Cobalt and Ruthenium
On-chip interconnects integration requires a Damascus process where Cu metal is
surrounded by liner/barrier layers and then dielectrics. Existence of barrier layer
of Cu interconnect trenches is necessary and can not be scaled less than certain
thickness (∼2 nm). Hence the effective fraction of Cu lines is shrinking such that
thin Cu lines with a barrier will induce an important resistance increase and perfor-
mance degradation, and even more prone to electromigration (EM). Therefore, the
alternative metals Ruthenium (Ru) and Cobalt (Co) are investigated to replace Cu
with the same Damascus integration process. Even-though, Ru and Co have higher
resistivity than Cu, but being barrierless makes the effective trench resistance less
than that of Cu.
Recently, the major semiconductor industries have investigated alternative met-
als for advanced technology nodes. Table 1.1 summarizes the state-of-the-art alter-
(a) Polycrystalline line interconnect struc-
ture
(b) Cu interconnect EM phenomenon under
TEM observation
Figure 1.4: (a) Formation of electromigration for a bulk metal interconnect. (b)
Scaling induced more electromigration effects, voids and breaks are dominant for
Cu interconnects performance and lifetime.
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native materials for future interconnects. For 14 nm node, Cu and W (tungsten)
[3, 182] are being investigated for process and barrier materials by Intel. Co will
be mainly explored by Intel and Global Foundries due to its barrierless advantages
[40, 154] for 10/7 nm nodes. Further scaling to 5/3 nm nodes, IMEC is stretching
out the possibility of Ru thanks to its weak thickness dependent resistivity [155,
40, 178, 4]. When technology node scales to beyond 3 nm, new materials need
to be explored. Such as carbon nanotube, graphene nanoribbon and other com-
posite materials. TSMC is considering the carbon based materials, more precisely
multi-layered graphene nanoribbon [159]. Ballistic transport and high thermal and
electrical conductivity in carbon based materials and its composite indicate its suit-
ability for interconnects, however, contact resistance and integration process are still
big challenges.
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Advantages Low resistivity No barrier
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Ballistic transport
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Industries Intel Intel / Global Foundries IMEC TSMC
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1.3.2 Graphene Nanoribbon Interconnects
Graphene has been discovered in 2004 [116]. Graphene is a monolayer hexagonal
lattice arrangement of carbon atoms. Due to its special nature of semi-metallic
properties, where conduction band and valence band cross at Dirac point, its elec-
trons behave like massless Dirac fermions that makes graphene having a high carrier
velocity and current density. Hence, many researches on graphene are driven for elec-
tronic devices and interconnects applications. A narrow stripe of graphene, known
as graphene nanoribbon (GNR) has been investigated for promising candidate to
replace the transistor channels [11, 117] and interconnects [130] for next-generation
very large scale integrated (VLSI) circuit. GNR has many advantages on electri-
cal [107], mechanical [83] and thermal [10, 12] properties. GNR has high carrier
mobility and thermal conductivity [134]. The electron mean free path in GNR can
reach several micrometers [15] and its thermal conductivity is in the range of 5300
W/mK. However, GNR has metallic or semiconducting properties depending on the
edge atoms arrangement. A zigzag-edged GNR behaves metallic and armchair-edged
GNR is semiconducting [112]. It still remains challenge to fabricate high quality and
fully metallic GNRs for large scale interconnect applications. However, due to the
2D quantization and narrow bandgap of semiconducting GNR, at room temperature
or above, thermal effects induced electrons transition can make the narrow bandgap
negligible. GNRs become one of the interesting and promising alternatives for future
on-chip interconnects applications [159, 176].
1.3.3 Carbon Nanotube Interconnects
Carbon nanotube (CNT) is discovered as multi-walled (MWCNT) in 1999 [63] by
Japanese researcher S. Iijima. Single-walled CNT (SWCNT) is discovered two years
after in 1993 [64, 17]. CNT can be seen as wrapping up one or multi graphene
sheets into a 1-dimension cylindrical wire, the inter-shell distance is defined by Van
der Waals distance (0.34 nm) [45, 46]. Diameter of SWCNT can vary from 0.4 nm
to 4 nm (typical diameter is ∼1.4 nm). The outermost shell diameter of MWCNT
can be up to 100 nm. CNT as 1-D quantum wire, has a very strong sp2 covalent
bonding between carbon atoms [166], hence having a very good electron confinement
in uni-axial-direction. CNTs also have unique physical properties that one third of
them are metallic and the rest are semiconducting depending on their chirality [165,
131].
Metallic CNTs have very good properties for interconnect applications, such as
ballistic transport [76, 135, 9], large electron mean free path (up to several µm) [164,
90, 105, 129, 53, 172, 89, 5], high mechanical strength (∼1 TPa) [148, 132, 88], high
ampacity (up to 109 A/cm2) [161, 171, 162] and high thermal conductivity (from
2000 W/mK to 7500 W/mK) [14, 21, 66]. However, CNTs still have reliability chal-
lenges on fabrication process and design aspect. For the past decades, researchers
have investigated on low temperature [157, 173, 92], high density (>1013 cm−2) [151,
44, 181, 118], high quality growth process. CNTs orientation control [151, 44, 145,
179, 22, 72] and high metal-CNT contact resistance [103, 32, 169, 31] were also been
studied for nano- and micro- electronics applications. Nevertheless, chirality selec-
tivity [160, 59, 170] of CNTs with low temperature CVD grown process still remain
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big challenge for silicon process compatible back-end-of-line (BEOL) integrations.
CNTs have been well investigated in the past thirty years. A brief history of
essential achievements of CNTs on electronic applications is shown in Fig. 1.5. Ten
years after the discovery of CNTs, IBM has demonstrated the possibility of CNT
based transistor. Semiconducting CNT has been used as transistor channel under
back-gated. One year after, in 2002, Kreupl from Infineon has first proposed CNTs
with metallic properties for interconnect usage. In 2013, first CNT based computer
were demonstrated by Shulaker et al. in Stanford University [136]. With further
technology development, in 2015, 7 nm p-channel SWCNT based channel transistor
using p-type end contacts are shown by IBM. In 2016, employing CNTs mechanical
properties, the company NANTERO have developed a CNT based non-volatile ran-
dom access memory (RAM) for molecular computing. In 2017, Stanford University
built a CNT based chip by using three-dimensional integration of nanotechnologies
for computing and data storage [137]. This chip has integrated silicon logic, CNT-
FET logic, RRAM (resistive random access memory) and CNTFET based logic and
sensors.
9
C
h
ap
te
r
1
Figure 1.5: A brief history of Carbon Nanotube. 1
0
Chapter 1
1.4 Structure of the Thesis
The focus of this thesis is to explore the potential of carbon nanotubes and car-
bon nanotube composite for next generation energy efficient on-chip interconnects.
Based on the state-of-the-art physical compact models for pristine SW and MW
CNTs, we firstly developed models by taking into the account the doping effect,
variability impacts, and thermal effect. Secondly, we explored doping of CNTs to
indirectly control CNTs chirality uncertainty, enhance its conductivity, and miti-
gate defects and high contact drawbacks. Our models are based on experimental
grown low temperature CVD CNTs. Thirdly, we studied CNTs and CNT-Cu com-
posite electrical-thermal properties for intermediate and global interconnects usage.
Due to high current density, interconnects thermal effect (self-heating) is one of the
main factor for electromigration issues and interconnect breakdown. Finally, we
integrated our electrical models into circuit benchmarks in order to understand its
performance and energy efficiency, in addition, comparing with Cu interconnects.
This thesis is part of and has been funded by European Commission H2020
CONNECT Project under Grant 688612. CONNECT project is a collaboration
among University of Glasgow (UoG), UK; LIRMM-CNRS, France; CEA Leti/Liten,
France; Fraunhofer (FhG), Dresden, Germany; Synopsys, UK; AIXTRON Ltd.,
Cambridge, UK; and IBM Switzerland.
This thesis is mainly working on compact modeling and circuit level simulations
by taking inputs from fundamental atomistic level simulation results (UoG), and
providing feedbacks to experimental partners (CEA and FhG) for experiment guid-
ance and model validations. In addition, providing circuit level design guidelines for
CNT based circuit.
This thesis is organized as follows:
• Chapter 2: Pristine Carbon Nanotube
In this chapter, we describe the pristine CNT electrical resistance (R) and capaci-
tance (C) compact models based on literature works. We started by investigating
basic pristine single-walled (SW) and multi-walled (MW) CNTs RC models. Fur-
thermore, we performed a thorough study on process variations and their impact on
MWCNT interconnect performance.
• Chapter 3: Doping of Carbon Nanotube
In this chapter, we evaluate MWCNT interconnects performance and variability
while considering the impact of doping. We introduce a new parameter, the number
of conducting channels (NC) and incorporate it into our enhanced MWCNT compact
model described in Chapter 2. By theoretically calculating NC as a function of Fermi
level shift Ef - we evaluate each source of variation (diameter, chirality, defects) and
all-sources using Monte Carlo (MC) simulations. Simulation results are subsequently
compared with experimental results, and a good consistency is found between them.
• Chapter 4: Copper-Carbon Nanotube Composite
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In this chapter, we started by investigating the electrical-thermal properties for Cu,
SWCNT, MWCNT, SWCNT-Cu composite and MWCNT-Cu composite separately.
We build electrical-thermal model for each of the cases by including self-heating, heat
diffusion to substrate effects. A self consist heat conduction differential equation
system is solved to extract temperature profile along the interconnect. In addition,
we derived their I-V curves and resistance variations under various voltage supply.
Ampacity is calculated in order to understand the material reliability. This study
needs further validations with experimental data.
• Chapter 5: Circuit Level Analysis of Carbon Nanotube Intercon-
nects
In this chapter, we investigated circuit-level performance of doped MWCNT inter-
connects and the potential of all carbon technology. we compared CNT based field
effect transistor connecting by our standalone MWCNT interconnect (CNTFET +
MWCNT line) with FinFET connecting by conventional Cu interconnect (FinFET
+ Cu line) as two advanced technology testcases. CNTFET, 7nm FinFET and
PTM Cu interconnect models are used to perform circuit-level simulations. Over-
all circuit delay, power and energy delay product are computed for both testcases.
Furthermore, a full-adder benchmark is employed to study and compare different in-
terconnect choices: ideal interconnects, Cu interconnects and standalone MWCNT
interconnects.
• Conclusion and Perspective
In conclusion, we summarised the main achievements from each chapter and give
takeaway key messages. We descried next steps and further investigation perspec-
tives.
The main contributions of this thesis are summarised in the Table 1.2.
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Table 1.2: Main Contributions in this Thesis
Chapter Main Contributions Assessment
Chapter 2 1) We present a compact shell-level model
of MWCNT to include the defects, chiral-
ity, end-contact resistance and shell con-
nectivity to end-contacts. 2) We perform
Monte Carlo (MC) or best/worst cases
simulations to study variations in diam-
eter, chirality, the presence of defects (de-
fect density) and contacts.
We provide the first
shell-to-shell MWCNT
distributed models
including variability
sources.
Chapter 3 We investigated doping of CNTs by intro-
ducing Fermi-Level shift related number
of conducting channels Nc as physical key
parameter for doped CNT models. 1) An-
alytical calculations ofNC vs. EF shift. 2)
Enhanced doped CNT electrical compact
models and simulations. 3) Experimental
results correlation and comparison.
For the first time, a
systematic investiga-
tions are realized by
including theoretical
modeling and experi-
mental measurements
for doped standalone
CNT interconnect.
Good consistency is
found between them.
Chapter 4 1) We investigated the electro-thermal
properties and modeling on SW/MW
CNTs and CNT-Cu composite. 2) Tem-
perature profile, I-V and resistance varia-
tions are evaluated based on our electro-
thermal models. 3) CNT-Cu composite
ampacity and conductivity are extracted
for state-of-the-art results comparison.
A macroscopic physical
based electro-thermal
model for CNT-Cu com-
posite for interconnects.
We explored for the first
time compact modeling
of CNT-Cu composite
for intermediate and
global interconnects.
Chapter 5 1) We investigated circuit-level bench-
marking and simulations for all carbon
based circuit (CNTFET + CNT lines),
and comparing to conventional Cu tech-
nology. 2) Full-adder circuit is employed
to evaluate the performance and energy of
CNT interconnects.
We evaluated our mod-
els in circuit-level to
provide useful insights
for future CNT inter-
connect design guide-
line.
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Pristine Carbon Nanotubes
2.1 Introduction
As technology scales down, the transistor performance continues to improve. How-
ever, for interconnect, scaling leads to higher current density and more substantial
resistance. The transition of interconnect material from Aluminum (Al) to Copper
(Cu) a few decades ago enabled further scaling of interconnects. Nevertheless, Cu
interconnects resistance rises rapidly as its dimensions scale and become compa-
rable to the order of electron mean free path (∼40 nm at room temperature) [65],
[143]. Compared with Cu, carbon nanotube (CNT) has attractive properties such as
ballistic transport, high thermal conductivity, and ampacity [146],[98]. Because of
strong sp2 bonding between carbon atoms, CNT is much more resistant to electro-
migration (EM) and can sustain significantly larger current densities than Cu [162].
Furthermore, self-heating problem is a concern on deeply scaled Cu interconnects
whereas CNTs have long ballistic electronic transport length ∼1 µm, making them
have higher electrical and thermal conductivities and thus capable of carrying high
current density with virtually no heating thanks to its 1D electronic structure [147,
13, 57].
Carbon nanotubes are currently being investigated as potential replacement of
back-end-of-line interconnect copper material for integrated circuits. Carbon nan-
otubes have a semiconducting or metallic property due to their special Dirac energy
band structure and open a field for nano- or micro-electronic devices and inter-
connect applications. Compared with Cu line process, the fabrication of CNT re-
quires different processing steps and much higher temperature (up to 900oC [121])
to achieve good quality CNT growth. However, achieving back-end-of-line process
compatible with CNTs would require to grow them at a lower temperature such as
450oC to 500oC. Growing CNTs at such temperatures introduces several variations,
i.e., diameter, chirality. Furthermore, at such temperatures defects are omnipresent,
and the most typical types are vacancies, interstitials, non-hexagonal rings and grain
boundaries [38], [177]. Defects can trap or scatter carriers and thus ultimately im-
pact CNT interconnect performance.
Good contacts between the CNTs and metal electrodes are very challenging.
Poor contacts induce a significant contact resistance or might be even disconnected
as in the case of inner shells on MWCNTs [122, 149]. This can be a significant
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concern for vertical interconnects where the electrode acts as a support for the
catalytic growth of CNT and also as an electrical contact [50]. Currently, there
are two types of contacts with CNTs - side-contacts and end-contacts [23]. The
side-contact has the metal deposited on top of the CNT, enabling the electrons to
flow along the length of the metal-CNT tube interface and the contact resistance
depends on the overlap length between the metal and CNT tube. End-contacts are
formed between the end of CNT tube and metal. The interface between electrode
and CNT for the end-contact is covalent metal-carbon bonds while it is Van der
Waals bond for the side contact as discussed and described in [23]. As a result, the
end-contact tends to have smaller contact resistance than the side-contact. Whereas,
end-contacts in MWCNT may suffer from disconnected shells to the electrodes which
ultimately also increases the contact resistance.
In this chapter, we describe the pristine CNT electrical resistance (R) and ca-
pacitance (C) compact models based on literature works. We would like to start
our work with a solid base by investigating basic pristine single-walled (SW) and
multi-walled (MW) CNTs RC models. Furthermore, we perform a thorough study
on process variations and their impact on MWCNT interconnect performance.
We investigate the CNT quantum transport property and use the number of
conducting channels NC as a figure of merit for computing the change in CNT con-
ductance due to process variations. On SWCNTs (with the diameter less than 10
nm) the variations in diameter have been shown to have little impact on its con-
ductance [91]. However, on MWCNTs, the diameter variations may change the
total number of shells and NC ; thus, the MWCNT conductance can vary signifi-
cantly. Chirality determines the property of the CNT, which can be either metallic
or semiconducting. Metallic and semiconducting CNT conductivities are signifi-
cantly different, especially for small diameter CNT [111]. Shell connection to the
end-contact also impacts overall MWCNT resistance, and even more so for MWCNT
with many shells [89].
To understand how CNT interconnect performance is impacted by these varia-
tions, we develop a compact shell-level model capable of combining the MWCNT
physical properties with process variations. Such a model is essential for circuit-level
simulation and circuit design space exploration with MWCNT interconnects.
The contents in this Chapter have been published on:
[96]: Jie Liang et al. ”Physical description and analysis of doped carbon
nanotube interconnects”, in IEEE International Workshop on Power and Timing
Modeling, Optimization and Simulations (PATMOS) (2016), pp. 250-255.
[29]: Rongmei Chen, Jie Liang , et al. ”Variability Study of MWCNT Lo-
cal Interconnects Considering Defects and Contact Resistances - Part I: Pristine
MWCNT”, in IEEE Transactions on Electron Devices 65.11 (2018), pp. 4955-4962.
2.2 Physical Description of Carbon Nanotube
Carbon nanotube, known as 1-D quantum material which can be obtained by rolling
up a mono-layered graphene sheet. Rolling direction of graphene impacts directly
the physical properties of carbon nanotube. For a graphene mono-layered sheet,
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we define two unit vectors ~a1 and ~a2 that represent the minimum unit cell vectors
based on material crystallography physics. From vectors ~a1 and ~a2, we define the
carbon nanotube chiral vector ~C = n~a1+m~a2, which indicates the graphene rolling
direction. Different n and m indices will provide a kind of rolling thus a type of
carbon nanotube. There are typically three types of chirality for carbon nanotube:
chiral, zigzag and armchair. As shown in Fig. 2.1, chiral nanotube has the end sides
with unregulated shapes. For nanotubes having end sides shaped as zigzag form are
named zigzag nanotube. And for armchair tubes, the end sides have flat up and
down shapes, so called armchair. Carbon nanotubes are not only single walled (SW)
but also multi walled (MW). For multi-walled carbon nanotube (MWCNT), there
are coaxial single shell nanotubes formed together with different diameters as shown
in Fig. 2.2. Shell to shell distance is 0.34 nm, so called Van der waals distance.
Each shell of MWCNT has different chirality, thus different electrical properties.
Therefore, a SWCNT or MWCNT is formed with various sources of variability that
can impact nanotubes electrical properties. Impacts of different sources of variability
are studied separately in the following sections of this chapter.
Figure 2.1: Carbon nanotube, based on different rolling direction, can have three
types of chirality: chiral, armchair and zigzag. Chirality of carbon nanotube is
defined by chiral vector ~C which composed by indices n, m and unit vector ~a1 and
~a2.
Beside defining carbon nanotubes by different chirality, we can as well define
them by different electrical properties, either metallic or semiconductor nanotubes.
Important parameters to define the metallic or semiconductor properties are given
by chiral vectors indices n and m. If the difference (n-m) between n and m is
a multiple of 3 and n 6=m and nm 6=0, then this type of carbon nanotube has a
17
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Figure 2.2: Carbon nanotubes can be formed as single-walled (SWCNT) or multi-
walled (MWCNT). MWCNT can be seen as coaxial SWCNT shells with different
diameters.
quasi metallic property with bandgap nearly 0. Otherwise, nanotube is a moderate
semiconductor tube [79]. In Fig. 2.3, it illustrates the typical energy band structure
of metallic and semiconductor carbon nanotubes, where in (a), a Dirac point band
structure is shown for metallic nanotube, and a clear bandgap is observed in (b) for
semiconductor nanotube.
Another interesting properties of carbon nanotube is the diameter dependent
electrical property. As the carbon nanotube diameter increases, tube metallic prop-
erties increases, and large diameter MWCNT often shows a metallic property.
Figure 2.3: Typical Energy Band Structure of (a) metallic and (b) semiconductor
carbon nanotube.
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2.3 Pristine CNT Resistance and Capacitance
A novel material used as back-end-of-line (BEOL) requires a good understanding on
how fundamental physical effects can impact the macroscopic electrical and thermal
properties. Modeling novel quantum materials such as graphene, graphene nano
ribbon (GNR) or carbon nanotube for on-chip interconnect material requires the
modeling of its equivalent resistance and capacitance. We do not consider the in-
ductance in this thesis. From the electrical point of view, CNTs are modelled as
an RC circuit, which allows to devise analytical formulas to describe the CNT as
an interconnect [141, 146]. Here, we concentrate on the resistance and capacitance
variance for different type of CNTs.
2.3.1 Pristine SW/MW CNT resistance
The resistance of an isolated SWCNT includes intrinsic quantum resistance and
scattering resistance, which are due to the quantum transport and electron-phonon
scattering [114]. CNTs could be considered as a quantum wire transport where the
conductance is evaluated using the two-terminal Landauer-Buttiker formula [80].
This states that, a 1-D system with N channels in parallel, the conductance is as
G = (Ne2/h)T, where h is the plank constant and T is the transmission coefficient for
electrons pass through the CNT. Due to electron spin degeneracy and two effective
atoms per unit cell in graphene, pristine SWCNT has four conducting channels in
parallel (N = 4), ballistic transport in SWCNT assumes perfect contacts (T = 1),
the intrinsic SWCNT conductance is given by G0 = 4e
2/h which yields a resistance
about 6.45 kΩ. For the length of CNT longer than the electron mean free path (here
we take LMFP = 1 µm) [68], scattering resistance becomes important and need to be
taken into account. Equation 2.1 shows the total SWCNT resistance with scattering
resistance as:
RSWCNT =
h
4e2
(1 +
L
LMFP
) +RC (2.1)
where Rc is the contact resistance for interconnect. Also from the tight-binding (TB)
calculation, mean free path (MFP) of electrons in metallic and semiconducting CNT
are given as:
LMetallicMFP =
D
√
3ψ2
2σ2ǫ + 9σ
2
ψ
(2.2)
LS−CMFP =
DϑF
αT
(2.3)
where ψ is the nearest neighbor tight-binding parameter, ǫ is the on-site energies,
and σǫ and σψ are the variances of ǫ and ψ, respectively. For pristine CNT, we chose
σǫ = 0.04 eV and σψ = 0 (for doped CNT, σǫ = 0 and σψ = 0.06 eV) [69]. ϑF is the
Fermi velocity of CNTs (∼8·105 m/s), α is the coefficient of scattering rate, and T is
the temperature. Quantum resistance 1/G0 is a material property which is evaluated
by the two-terminal Landauer-Buttiker formula. Scattering resistance depends on
the electron mean free path (MFP), MFP is mostly depending on CNT diameter,
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but for semiconducting CNT, temperature is also a dependency. An example result
(Fig. 2.4) illustrates an individual pristine SWCNT resistance variation due to
SWCNT diameter (D) and length (L). We observe a sharp decrease of resistance
with large diameter and a strong resistance for a long narrow SWCNT. Table 2.1
shows resistance values for different L and D of SWCNT. A decrease of resistance
can be observed by increasing the diameter from 1 to 20 nm for a long length (L =
5 µm), while there are less length impacts on resistance for greater diameter (i.e.,
D>5 nm). We note that for longer SWCNT, larger diameters have greater impact
on reducing resistance. 80% of resistance is reduced by a 5 µm SWCNT with D =
20 nm.
Figure 2.4: Resistance of pristine SWCNT varies with its diameter and length (di-
ameter varying from 1 nm to 20 nm; length varying from 0.5 µm to 5 µm).
Table 2.1: Values of pristine SWCNT Resistance for various length and diameter
L D=1nm D=20nm Reduction in %
1 µm 13.8 kΩ 6.8 kΩ 50.7 %
1.6 µm 18.2 kΩ 7.04 kΩ 61.3 %
2 µm 21.2 kΩ 7.2 kΩ 66 %
5 µm 34.3 kΩ 8.3 kΩ 80.8 %
For a pristine multi-walled carbon nanotube (MWCNT), the widely used total
conductivity [111] and total resistance are given as equations 2.4 and 2.5, respec-
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tively. Shell-to-shell distance (van der waals distance) is δ = 0.34 nm.
σMWCNT =
G0l
2δ
[(1− d
2
min
d2max
)
a
2
+(b− l
l0
a×(( 1
dmax
− dmin
d2max
)− l
d2maxl0
ln
dmax +
l
l0
dmax +
l
l0
)] (2.4)
RMWCNT =
4L
σMWCNTπD2max
(2.5)
Inter shell tunnelling conductance is given as equation 2.6 [91]:
GT = σπD (2.6)
which depends on the shell diameter. We compare MWCNT conductivity with and
without inter shell tunnelling based on analytical formulas (equations 2.4 and 2.6)
shown in Fig. 2.5. We noticed that almost no difference with and without tunnelling.
This result shows a standalone MWCNT conductivity. However, when contacting
MWCNTs with perfect end-contact, tunnelling effects will be strongly enhanced and
all walls are assumed to be connected.
Figure 2.5: MWCNT conductivity with and without tunnelling effect.
2.3.2 Pristine SW/MW CNT capacitance model
The capacitance of an isolated SWCNT is composed of two parts. Intrinsic quantum
capacitance CQ and electrostatic resistance CE [20]. Quantum capacitance is defined
by the capability of energy storing for a quantum material, which is mostly related
to the number of conducting channels in this material. Equations 2.7 - 2.9 show the
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mathematical formulas for CQ, CE and total capacitance (CSWCNT) of an isolated
pristine SWCNT.
CQ = 4
2e2
hϑF
(2.7)
CE =
2πε
ln(H
D
)
(2.8)
CSWCNT =
CQCE
CQ + CE
(2.9)
ε here is related to dielectric constant of the CNT surrounding environment. For a
standalone SWCNT, length will be the main dominant factor for its capacitance.
For an individual pristine MWCNT, the total capacitance of MWCNT (CQ−MWCNT )
is given as equation 2.10:
CQ−MWCNT = L ·Nchannel · CQ,1−channel (2.10)
Theoretical value of quantum capacitance for 1 conducting channel is CQ−1channel =
96.5 aF/µm [20].
2.4 Sources of Variability on MWCNT
Relying on current CNT growth technology, it is difficult to have ideal pristine
CNTs but often CNTs have defects, diameter, chirality variations. Additional, for
interconnect application, connection of each shell of MWCNT to metal contacts is
also an important variation. In the following sections, four sources of variations are
considered. They are based on observations either from experimental measurements
or atomistic-level simulations.
2.4.1 Diameter Variations
For MWCNT, both CNT diameter and number of shells can fluctuate during the
fabrication process. Typically, the diameter variation of fabricated CNT shows a
Gaussian or normal (N) distribution [93, 8].
By the catalytic CVD method, MWCNT forests in our CONNECT project,
which typically exhibit Gaussian distributed outermost diameters (DCNTmax) with
relative variations of ∼20% (standard deviation = 20% of the mean DCNTmax), as
shown in Fig. 2.6. However, preliminary experimental results suggest that if each
catalyst nanoparticle is confined in a nanoscale via hole [93], the relative diameter
variation of individually grown MWCNT can be reduced below 10%. It is believed
that this variation, which includes both catalyst size variation and intrinsic CNT
growth variation, can be further reduced by improving the nanoscale via hole fab-
rication process. In this work, to trade off the current achieved diameter variation
data and possibly optimized results, we make the assumption that the DCNTmax
variation on MWCNTs is a Gaussian distribution with the σDCNTmax = 15% of the
µDCNTmax , namely N(µDCNTmax , (15%×µDCNTmax)2). The 15% relative variation is
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Figure 2.6: Experimental results of MWCNT DCNTmax variation. Mean and stan-
dard deviation of DCNTmax are 7.8 nm and 1.6 nm, respectively.
an average of the current obtained 20% and the potentially optimized 10% relative
variation aforementioned. Furthermore, the total number of CNT shells is p and
each shell diameter is DCNTi, which are calculated by taking that the shell-to-shell
distance is the van der Waals gap d = 0.34 nm and DCNTmin/DCNTmax = 1/2, in
which DCNTmin and DCNTmax are the innermost and outermost CNT shell diame-
ters respectively [91], as shown in Equations (2.11) and (2.12) below where “Floor[]”
means only the integer part is taken into account.
p = 1 + Floor
[
(DCNTmax −DCNTmin)
2d
]
(2.11)
DCNTi = DCNTmax − 2d(i− 1), 1 ≤ i ≤ p (2.12)
To support the analytical formulation, we incorporated high-resolution TEM
analysis of CNTs from our partners in the project. There are 38 growth experi-
ments were realized by our partners under various conditions (catalyst thickness,
sample temperature, pressure, hot filament temperature) to grow CNTs with differ-
ent structures. A systematic TEM analysis was performed, and the diameter and
number of shells of about 60 CNTs were measured for each growth condition (i.e.,
2300 different CNTs were measured in total). Experimental results on numbers of
shells for MWCNT and calculation results based on Equation (2.11) are presented in
Fig. 2.7. It should be highlighted that Fig. 2.7 does not represent the variability of
CNT structures for a given growth process but instead illustrates the overall trend
observed for hot filament CVD-grown MWCNTs. A similar trend was also reported
for thermal CVD grown MWCNTs [33]. From Fig. 2.7, we can tell that Equation
(2.11) is accurate when DCNTmax is around 11 nm and the equation over-estimates
and under-estimates the number of shells before and after ∼11 nm DCNTmax.
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Figure 2.7: Experimental results of numbers of shells for MWCNTs of different
outermost (external) diameters. Also shown are the calculation results of Equation
(2.11).
2.4.2 Defect Occurrence
Experimental results show that defects in CNT could severely degrade CNT electri-
cal properties through conductivity reduction [18]. In this chapter, we use vacancy
defect as a representation of all defects by assuming that other types of defects may
have a similar impact on CNT resistance. Vacancy defect density will be varied to
assess the effect of defect density on MWCNTs.
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Figure 2.8: Atomistic-level simulation results of defect-induced resistance of a
SWCNT (24, 0) with 6 vacancies. The SWCNT length is set to be about 42 nm
corresponding to a vacancy density of 0.143 /nm. Also shown is the corresponding
LogN fit result.
Atomistic-level simulations [85] show that vacancies in a SWCNT induce resis-
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tance fluctuation behaving like an Ohmic-like principle, which is proportional to the
defect density. Furthermore, due to the statistical distribution of vacancies inside
the SWCNT, the resistance induced by the defects RDef can be fit by a Lognormal
(LogN) distribution with mean and standard deviation 10.5117 Ω and 0.5226 Ω,
respectively (i.e. ln(RDef ) ∼ N(10.5117, 0.52262)) as shown in Fig. 2.8. In this
chapter, we assume that defect-induced resistance variation complies with a LogN
distribution with the ratio of LogN parameters mean and standard deviation being
0.5226/10.5117 = 0.0497. For different defect densities, the average of RDef (Equa-
tion (2.15)) can be used to calculate LogN mean value of RDef [61]. In this way, the
LogN distribution of RDef can be obtained under different defect densities.
2.4.3 CNT Chirality
Without any particular separation technique, in theory, the probability of a fabri-
cated CNT to be metallic (semiconducting) is 1/3 (2/3) [166]. For a MWCNT, the
chirality of each shell is also statistically distributed. CNT chirality plays an essen-
tial role on CNT parasitics and ultimately its performance [104]. Up to date, there
are no experimental data available for distribution of chirality of shells in MWCNT
even though chirality can statistically fluctuate during the CNT growth process. In
this chapter, the chirality of each shell in a MWCNT is assumed to be independent
and comply with a Bernoulli distribution (or 0-1 distribution) with each shell of 1/3
(or 2/3) probability to be metallic (or semiconducting).
2.4.4 Shells Connection to Contacts
A good contact between CNTs and metal electrodes ensures a low resistance. Due
to multiple shells in MWCNT, it could happen that some of the shells (i.e., inner
shells) may not be connected to the contact. Disconnected shells do not contribute
to the overall MWCNT conductance and can detriment its performance. Each CNT
shell resistance Ri is shown in Equations (3.9) and (3.10) [91]. RQ, NC and λi
represent quantum resistance, number of conducting channels and mean free path
(MFP) in the CNT shell i respectively. h/2e2 ∼ 12.9 kΩ and L is the CNT shell
length. As shown in these equations, the scattering-induced shell resistance RSi
is inversely proportional to the CNT shell diameter DCNTi, which means the outer
CNT shells have lower resistance than the inner shells. Thus, the MWCNT electrical
performance is more susceptible when outer shells are disconnected rather than the
inner shells. The calculation of NC at different shell diameters for both metallic and
semiconducting CNTs is based on a Transmission Coefficients method [140], which
is detailed in chapter III 3.2.4.
Ri = RQ +RSiL =
h
2e2NCi
+
h
2e2NCi
L
λ i
(2.13)
λi ≈ 1000DCNTi (2.14)
In this chapter, we consider various scenarios of disconnected shells from contacts.
On a p-shell MWCNT (i.e., the total number of shells is p), different shell numbers
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Figure 2.9: Enhanced distributed p-shell MWCNT compact model proposed in this
chapter based on the original compact model by [91]. New parameters are contact re-
sistance RCON and defect-induced resistance RDef in each shell. Except RCON and
lumped quantum resistance RQ, each shell has intra-shell distributed parameters
including RDef and scattering resistance Rs, kinetic inductance LK , and quantum
capacitance CQ. Inter-shell parameters include tunneling conductance GT and shell-
to-shell capacitance CS. Intra-shell parameters have p components while inter-shell
parameters have p-1 components. Only the outermost shell has electrostatic ca-
pacitance CE with the ground. Rt and Cout are the effective resistance and output
capacitance of the driver, respectively, and Cload is the input capacitance of the load
[91].
ranging from 1 to p can be disconnected from the contacts. Depending on the
number of shells disconnected and their locations, the MWCNT performance will
vary accordingly. For n shells disconnected, the largest performance degradation
of MWCNT corresponds if the outermost n shells are disconnected while the least
performance degradation corresponds if the innermost n shells are disconnected. For
example, if the shells from the outermost to the innermost are labeled as 1, 2, . . . p,
then the disconnections of 1, 2, . . . n shells correspond to the worst case of MWCNT
performance degradation. Meanwhile, the disconnections of the p, p-1, . . . p-n+1
shells correspond to the best case of performance degradation due to disconnection
of n shells. Any other combinations of disconnected n shells degrade the MWCNT
performance by an amount in between the worst and best cases.
2.5 Enhanced MWCNT Model
2.5.1 Original MWCNT Distributed Compact Model
The original distributed MWCNT compact model of p-shell was proposed by [91].
Calculations of each parameter can be referred to [91] including intra-shell parame-
ters such as scattering resistance RS and inter-shell parameters such as shell-to-shell
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capacitance CS. Deriving the number of shells and diameter of each shell is shown
in Equations (2.11) and (2.12).
2.5.2 Enhanced MWCNT Distributed Compact Model
Based on the original model, we develop an enhanced distributed MWCNT compact
model considering defects and contact resistances as shown in Fig. 2.9. In the en-
hanced distributed model, the defect-induced resistance of each shell is distributed
uniformly in the shell similar to the scattering CNT resistance. Different from the
original model, the contact resistance of each shell is included which is diameter
dependent. Furthermore, in the enhanced distributed compact model, the contribu-
tion of semiconducting CNT shells to the MWCNT overall performance is ignored.
This is because the conductance of semiconducting CNT shells is several orders less
than that of metallic CNT shells and thus negligible. Besides, the contact resistance
between a semiconducting CNT and electrode is also several orders larger than the
contact resistance between a metallic CNT and electrode.
Defect Resistance
In [85], atomistic-level simulations showed that vacancy-type defects induced resis-
tance RDefi(Ω) in metallic CNTs is on average proportional to the defect density
NDefi (/nm) and is inversely dependent on the shell diameter DCNTi (A˚) as shown
in Equation (2.15), where L is the CNT shell length. It should be noted that RDef
is introduced to represent the impact of defects on the resistance of MWCNT and it
could physically result from an increase in Rs [85]. This defect-induced resistance is
distributed uniformly along each MWCNT shell as shown in Fig. 2.9. Furthermore,
we assume that the density of defect vacancies is not dependent on the diameter of
each shell. As a result, NDefi is the same for each shell and the difference of RDefi
between each shell results from their diameter difference.
RDef (NDefi , DCNTi)i = 2.67× 105 ×NDefi × L×D−1.27CNTi (2.15)
Contact Resistance
Atomistic-level simulations were performed by our partners for a metallic armchair
CNT with Density Function Theory (DFT) [19], [139]. The simulation temperature
is fixed at 300 K. After fitting the atomistic-simulation data, we obtain that end-
contact resistance of Pd-SWCNT is inversely dependent on the cross-sectional area
of SWCNT as shown in Fig. 2.10, although different slopes are found and some
fluctuation exists. We believe that the fluctuation is due to discretization of atom
positions during DFT simulation, which leads to diameter dependent variation. For
large diameters (such as diameter DCNT = 0.8 nm ∼ 1.3 nm), a good linear fit
is obtained by setting the reciprocal of CNT area (Ai (nm
2)) as a variable while
contact resistance RCONi changes with it. We obtain the coefficient of determination
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Figure 2.10: Dependence of Pd-SWCNT end-contact resistance on cross-sectional
area of SWCNT.
R2 = 0.9384. As we study MWCNT with shell diameter ≥ 1 nm, it is reasonable
to use the linear fitting results for large diameters by extrapolation and derive the
end-contact resistance as in Equation (2.16).
RCONi = 1.8514A
−1
i + 1.4685 (kΩ) Ai =
πD2CNTi
4
(2.16)
Although, the equation is based on the metallic armchair SWCNT simulation,
the metallic zigzag CNT is assumed to have an identical contact resistance with Pd
for the same shell diameter. Furthermore, the MWCNT contact resistance can be
computed by considering each MWCNT shell as a SWCNT. Thus, according to this
equation, the contact resistance of each shell can be calculated and introduced at
the two contact-ends as shown in Fig. 2.9.
2.5.3 Enhanced MWCNT Lumped Compact Model
To simplify the enhanced distributed MWCNT compact model, we develop a respec-
tive lumped model as shown in Fig. 2.11. Compared with the distributed model
in Fig. 2.9, the lumped model replaces the distributed parameters such as RS with
lumped parameters by multiplying the distributed values with the MWCNT length.
Tunneling parameters and shell-to-shell capacitance are eliminated as they are rela-
tively negligible. Circuit level simulations using the simulation setup in Section 2.6
show that for local interconnect application (such as MWCNT length ≤ 20 µm) the
lumped model represents well the distributed model without any accuracy loss but
significantly improves simulation efficiency. Thus, in our following simulations, we
use the lumped model.
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Figure 2.11: Enhanced lumped p-shell MWCNT compact model proposed based on
the enhanced distributed compact model in Fig. 2.9. Driver and load are not shown
for clarity.
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Figure 2.12: Simulation setup schematic of MWCNT as an interconnect. MWCNT
connects two inverters composed of CNTFET devices.
2.6 MWCNT Variability Evaluations
2.6.1 Simulation setup
The simulation setup schematic is shown in Fig. 2.12. The circuit benchmark
consists of two inverters connected through either an ideal wire or a MWCNT in-
terconnect. Inverter gates are built with carbon nanotube field effect transistors
(CNTFETs), but other types of devices can also be used. Here, we use CNTFETs
as devices with MWCNT interconnects to assess the performance benefits of a pos-
sible all carbon-based technology. We use CNTFET compact models proposed by
[81]. The key parameters of both N-type and P-type CNTFET are 11.7 nm, 1 µm,
10 nm for gate length, gate width and the distance between CNTs underneath the
gate region, respectively. Other parameters are the default values recommended
by [81]. The input stimulus is a square wave of 5 ps rising and falling time. The
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period of the square wave is 100 ps. The supply voltage is 0.7 V. The delay, power
consumption, and product of power and delay (PDP) of the MWCNT interconnect
are calculated by subtracting from the circuit respective values with an ideal con-
nection from those with MWCNT interconnect. The outermost MWCNT diameter
DCNTmax is 11 nm with length L of 1 µm.
We perform Monte Carlo (MC) simulations for diameter, defects, chirality and
all-sources variations. The all-sources variation refers to the case that diameter,
defects and chirality variations are simultaneously considered. The diameter, defect
and chirality variations are randomized respectively as follows: DCNTmax (Gaussian
distribution N(11 nm, 1.652 nm2)), RDef (LogN distribution, ln(RDef )∼N(µLogN ,
(µLogN×0.0497)2), µLogN can be calculated based on the mean of RDef in Equation
(2.15)), and each CNT shell chirality (0-1 distribution, 1/3 to be metallic). The all-
sources variation has the above all parameters randomized simultaneously. For each
run of MC simulation, 1000 samples are collected to obtain a reasonable confidence
level for the respective simulation results. Defect density in the MWCNT is assumed
to be 10 defects per µm (10 /µm) for each shell of MWCNT by default. The chirality
variation that may generate all semiconducting MWCNT shells (∼2.6% probability)
can make MWCNT interconnect non-conducting and is thus not considered in the
following simulation results.
2.6.2 Diameter, Defects, Chirality and All-sources Varia-
tions
Results of MWCNT resistance variations are shown in Fig. 2.13 (a)-(d). For each
source of variation, distributions of delay, power, and power-delay-product (PDP)
are found to be similar to their respective resistance variation and are thus not shown
in detail. The similarity is due to the relatively negligible influence of MWCNT ca-
pacitance variation on these performance because MWCNT capacitance is ∼3 orders
smaller than the inverter parasitic capacitance (found by DC parasitic parameters
extraction). Diameter variations can lead to either an increase or a decrease in
the number of the MWCNT shells, which also makes MWCNT conductance change
discretely as in Fig. 2.13 (a). There are nine clusters in diameter variation which
also corresponds to the total number of shells. Chirality variation is not continuous
resulting from different combinations of metallic and semiconducting CNT shells in
the MWCNT. Because metallic and semiconducting shells have significantly differ-
ent conductance, chirality variation is significant as shown in Fig. 2.13 (c). Defect
and all-sources variations continuously change MWCNT conductance as shown in
Fig. 2.13 (b) and (d).
We find that LogN distributions can fit different sources variations. MWCNT
resistance for diameter variation is not symmetrically varied around its mean value
despite the Gaussian distribution of diameter variation as the change of resistance
with decreasing diameters is larger than the change of resistance with increasing
diameters. The chirality variation is also varied asymmetrically due to the asym-
metrical variation of the portion of metallic CNT shells in MWCNT. Defect variation
complies also with a LogN distribution due to the input of LogN distributed defect-
induced resistance. The all-sources variation is impacted by these three sources of
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variations and also shows a LogN type distribution as in Fig. 2.13 (d).
Additionally, we show mean (µ) and standard deviation (σ) of MWCNT resis-
tance for each source variation in Fig. 2.13 (a)-(d). We observe that the chirality is
the most dominant source of variation, then diameter variation followed by defects
as the least dominant source of variation. This can also be seen in Fig. 2.14 (a)-(d)
where the fitted probability density functions (PDFs) of each source of variation for
resistance, delay, power and PDP are presented. The reason why chirality variation
dominates is that chirality variation changes the portion of metallic CNT shells from
∼0 to ∼1, and hence significantly impacts resistance and performance of MWCNT.
Diameter variation is also large because DCNTmax not only impacts NC but also
influences the contact resistance and defect-induced resistance.
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Figure 2.13: (a)-(d) are distributions of resistance variation of the pristine MWCNT
interconnect with input diameter, defects, chirality and all-sources variations respec-
tively.
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Figure 2.14: (a)-(d) are PDFs of resistance, delay, power and PDP of the pristine
MWCNT interconnect respectively with input diameter, defects, chirality and all-
sources variations.
2.6.3 Impact of Defect Density
To investigate further the impact of defects, we vary defect densities ranging from
5 /µm to 100 /µm. Please note that in previous subsection the defect density was
set to 10 /µm. As shown in Fig. 2.15, µ and σ of MWCNT resistance for each
source of variation are increased linearly with defect density at slightly different
rates. The increase in defect density leads to larger metallic CNT resistance and
further the µ of MWCNT resistance. The increase in defect resistance σ with defect
density is as expected while the increase in diameter resistance σ can be explained
by Equation (2.15) where defect-induced resistance is dependent on both diameter
and defect density. Additionally, the chirality variation σ increases as each shell
resistance increases with defect density.
The 3σ percentage variation (3σ/µ×100%) (or relative variation) [115] for each
variation source also increases with defect density at different rates particularly for
small defect densities (5 /µm - 50 /µm), as shown in Fig. 2.15. We observe that
defect variation starts to surpass diameter variation for defect density of ∼15 /µm,
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Figure 2.15: Change of resistance while varying defect density on pristine MWCNT
interconnects with diameter, defect, chirality and all-sources variations.
but they are still less significant than the chirality variation. As defect density
continues to increase, the 3σ percentage variation seems to saturate for different
sources of variations. As a result, the chirality variation remains the most dominant
source. Such observations suggest that chirality is the most dominant source of
variations among all sources despite the large defect density.
2.6.4 Improvement on MWCNT Variations
Here, we investigate the scenario of an improved CNT growth method that can
reduce MWCNT process variations. We consider improvements in defect and diam-
eter variability whereas chirality variability remains unchanged as there is no trivial
method to control chirality during growth. We investigate resistance variability as
shown in Fig. 2.16 with different improvement levels of diameter and defect vari-
ations. The x-axis indicates the percentage improvement in both defect density
and diameter variability. We observe that resistance µ, σ and 3σ percentage are
reduced with the improvements on defect and diameter variability. However, the 3σ
percentage for chirality variation remains almost unchanged. This is because the
resistance µ and σ of chirality variation change at the same pace with the variability
improvement. We notice, that when the percentage improvement reaches around
80%, the chirality variation starts to be almost the only source of variation. We de-
duce that if process variations (such as diameter and defect) can be well controlled
and reduced, then the chirality will be the only source of MWCNT variation that
limits the improvement of MWCNT variability.
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Figure 2.16: Minimizing resistance variation of the pristine MWCNT interconnect
by reducing the contribution of diameter and defect variations.
2.6.5 MWCNT Shell to Contact Variations
As described in Section 2.4, we also investigate the connectivity between MWCNT
shells and contacts. Good contacts between shell and metal electrodes are essen-
tial for achieving a low resistance contact. In this chapter, we studied as example
case that MWCNT interconnect has up to nine shells. We study the cases where
the number of shells n ranging from zero to nine can be disconnected from metal
electrodes, which can lead to resistance variations and performance degradations.
The case of all nine shells disconnected to contact would lead to conduction failure
and is not considered here. Simulation results in Fig. 2.17 show the MWCNT resis-
tance, delay, power and PDP with respect to the number of disconnected shells. We
observe significant (more than one order of magnitude) increases in resistance and
performance degradations as the number of disconnected shells increases, especially
for PDP. Depending on the positions of the disconnected shells (such as innermost
or outermost), the performance degradation is also different. There are the best and
the worst cases of performance degradation, which corresponds to all n innermost
shells disconnected and all n outermost shells disconnected, respectively. We find
that the difference between the two extreme cases gets larger with the number of
disconnected shells.
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Figure 2.17: Change of (a) resistance and delay, (b) power and PDP of MWCNT
with disconnected CNT shells from contact. In this example, there are total nine
shells in the MWCNT.
2.7 Conclusion
In this chapter, we provide firstly physical description on pristine CNTs electrical
properties and present the widely used models in the literature to be our starting
foundations. Secondly, an enhanced compact model of MWCNT interconnect is pre-
sented where diameter dependent contact resistance and defect-induced resistance
for each MWCNT shell are included. Based on the proposed enhanced compact
model, MWCNT interconnect resistance and performance variations (including de-
lay, power, and PDP) are analyzed including variations on diameter, defect densities,
chirality, and shell-to-contact connectivity. We identify that the diameter, defects,
chirality, and all-sources variations all produce Lognormal resistance and perfor-
mance distributions. We find that defect variation is increased with defect density
at a larger rate than diameter variation and surpasses diameter variation at defect
density of ∼15 /µm. The chirality variation is always the most dominant source of
variation even at large defect densities. We also consider the case of significantly
reduced MWCNT diameter and defect variations due to improving the quality of
MWCNT growth, where the chirality remains as the only source of variation.
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Doping of Carbon Nanotubes
3.1 Introduction
Atomically thin, ballistic transport, large electron MFP and highly conductive
carbon-based materials such as carbon nanotubes (CNTs) provide compelling ad-
vantages for the next generation of on-chip interconnects [146, 147]. CNTs are also
listed as one of the future materials for advanced technology nodes based on IRDS
2017 report [2]. There are different types of CNTs, single-wall (SW) and multi-wall
(MW), according to the number of carbon shells. Different shell rotation indicates
the chirality property of shells as either semiconducting or metallic CNTs. Stand-
alone metallic CNTs are good candidates for advanced low dimensions interconnect
applications [37]. However, individual metallic SWCNT is limited by the intrinsic
quantum resistance (∼ 6.45 kΩ) [53, 164] for lengths longer than its MFP, hence
the total resistance further increases with phonon scattering [105]. Moreover, using
a single shell as interconnect is prone to connections issues during the fabrication
process, defects, and highly resistive contacts, thus, overall they can be less reli-
able. Consequently, multi-wall CNTs (MWCNT) with numerous parallel shells are
considered to enhance the CNT conductivity by increasing the number of possible
conducting paths. For interconnect applications, it is essential that shells are metal-
lic to obtain high conductivity, hence, raises the importance of MWCNT chirality
control.
Doping of MWCNT can be a suitable solution to overcome the random shell
chirality. MWCNT semiconducting shells can be converted to metallic-like behavior
through doping. Furthermore, the resistance of CNT interconnects can be reduced
by applying doping such as charge transfer internal or external doping. Doping
improves CNT conductivity through the Fermi level, Ef shift to increase the density
of charge carriers (by either holes for p-type doping or electrons for n-type doping)
[183, 96, 109, 175]. It was also experimentally demonstrated that doping could
improve CNT conductivity regardless of CNT diameter and type (either metallic or
semiconducting) as in [183]. In [60], it was shown that the addition of MoOx, which
forms a composite material with CNT, makes the improved conductivity of doped
CNT stable in air at the temperatures up to 390 oC. Similar stable doping has also
been achieved by utilizing a single electron oxidant to efficiently dope CNT films by
[27].
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However, the BEOL processing of CNTs is not yet streamlined or CMOS com-
patible. CNTs require much higher temperature (up to 900 oC) compared to Cu
[121] to achieve good quality CNT growth. Nevertheless, to achieve CMOS BEOL
process compatibility, CNTs need to grow at lower temperatures such as 450 oC to
500 oC. However, at such temperatures CNTs have many defects, variations in diam-
eter and chirality, which currently limit the practical application of CNTs as BEOL
interconnects. Contacts are also a serious challenge for both reliability (good con-
tact) and performance (high resistance). Metal electrodes might not be connected
to all MWCNT shells, which detriments MWCNT interconnect performance.
While there is an extensive body of work on various methods for doping CNTs,
there is not yet a systematic study of doping impact on MWCNT interconnects and
their variability. Doping is capable of changing semiconducting CNTs into metallic
CNTs concerning their electrical performance, and thus it is possible to reduce
chirality variation and overall MWCNT resistance variation. In [93], we showed by
atomistic-level simulation and experimental results how doping alters CNT chirality.
However, there is still a need for further investigations to understand the impact
of doping in the presence of various sources of variations such as defects, diameter,
chirality, and connectivity.
In this Chapter, we evaluate MWCNT interconnects performance and variability
while considering the impact of doping. We introduce the parameter number of
conducting channels (NC) to represent doping effect. Experimental doping process
and electrical measurements are realized in our CONNECT project. We evaluate
doping impacts from both our theoretical lumped compact model and experimental
data. In addition, we incorporate NC into our enhanced MWCNT compact model
described in Chapter 2. By theoretically calculating NC as a function of Fermi level
shift Ef - we evaluate each source of variation (diameter, chirality, defects) and all-
sources using Monte Carlo (MC) simulations. Simulation results are subsequently
compared with experimental results, and a good consistency is found between them.
The contents in this Chapter have been published on:
[94]: Jie Liang, et al. ”A physics-based investigation of Pt-salt doped car-
bon nanotubes for local interconnects.” 2017 IEEE International Electron Devices
Meeting (IEDM). IEEE, 2017.
[95]: Jie Liang, et al. ”Investigation of Pt-Salt-Doped-Standalone-Multiwall
Carbon Nanotubes for On-Chip Interconnect Applications.” IEEE Transactions on
Electron Devices (2019).
[30]: Rongmei Chen, Jie Liang , et al. ”Variability Study of MWCNT Local In-
terconnects Considering Defects and Contact Resistances–Part II: Impact of Charge
Transfer Doping.” IEEE Transactions on Electron Devices 99 (2018): 1-8.
3.2 Electrical Compact Models
CNT interconnect electrical models have already been established by [141] and [91]
where pristine SWCNTs and MWCNTs for on-chip interconnects were investigated.
In contrast to these works, we consider modeling of charge-based doped MWCNT in-
terconnects. We perform both atomistic- and circuit-level simulation to understand
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the impact of doping on Fermi-level shift and MWCNT parasitics.
3.2.1 Doping of MWCNT
Doping of CNTs with electron donor (n-type)/acceptor (p-type) presents a practical
solution to overcome variations on random chirality and shell variability in MWC-
NTs. Doping shifts the material Fermi-Level, thus enhancing metallic properties
for semiconducting tubes and reducing the metallic tube resistivity by introducing
additional electron transport channels. One doping mechanism of CNTs is substi-
tutional doping. Substitutional doping introduces foreign atoms into carbon atom
site either by removing an original carbon atom or filling into a default carbon va-
cancy. However, substitutional doping in CNTs forms a Bamboo-like morphological
deformation [119] due to different atom lattice parameters, where more defects and
variability sources can be additionally generated, which are not advantageous for
on-chip interconnect applications. Another possible doping mechanism is through
charge transfer doping. In this thesis, we investigate charge transfer doping as a
viable method to control MWCNT chirality. In the charge transfer doping, dopants
do not form covalent bonds, but rather Van der Waals interactions take place, hence
there is no structural modification. Doping can be either n- or p-type, while due
to interactions with the ambient environment, pristine CNTs behave lightly p-type
doped [39], hence introducing a p-type dopant is practically more feasible. There ex-
ists various kinds of p-type dopant such as NO2[75], H2SO4 and SOCl2[138], and the
combination of HNO3 and SOCl2 [120], etc. [175]. Recently, iodine [180], MoO3[49]
and PtCl4 [43], [94] based p-type charge transfer doping have been presented. In
this chapter, our models are based on PtCl4 charge transfer p-type doping.
3.2.2 Atomistic model - DFT Calculation
Density Functional Theory (DFT) simulations have been performed by our part-
ners in the project, which is implemented in the Atomistix Tool Kit (ATK) [7] to
investigate the electrical properties of Pt-salt doped CNTs. The generalized gradi-
ent approximation (GGA) is applied to the exchange-correlation energy function.
We have compared the formation energies with atomic structures using PtCl4 as a
dopant agent as shown in Fig. 3.1. When PtCl4 is located inside the CNT (Fig.
3.1 (b)), the structure is most stable. Fig. 3.2 (a) shows the band structure and
density-of-states (DOS) of pristine and doped metallic CNT (15,0). It is found that
Pt-salt is a good p-type dopant. Thanks to the Fermi-level (Ef ) shift, the doped
CNT has a larger DOS near Ef . The band structure and DOS of the semiconductor
CNT (16,0) are shown in Fig. 3.2 (b). Due to Ef shift, the semiconductor CNT can
have a metallic behavior. The value of Ef shifts in double-wall CNTs (DWCNTs)
is also calculated, and the results are shown in Table 3.1. To summarize, doping
of CNTs reduces the chirality variability of shells by degenerating semiconducting
shells, which acquire metallic properties.
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Figure 3.1: Comparison of the formation energy (Eform) for the PtCl4 doped
CNT(15,0). Grey, white, and green spheres are carbon, platinum, and chlorine,
respectively [93].
(a) Doping of metallic SWCNT. (b) Doping of semiconducting SWCNT.
Figure 3.2: Band structure and total DOS of pristine and PtCl4 doped (a) CNT
(15,0) (See Fig 1. b)). Fermi-level (Ef ) is set to 0.0 eV. Due to the dopant, Ef is
shifted by -0.6 eV, and DOS near Ef has increased. (b) CNT (16,0). Ef shifts by
dopants, semiconductor CNT (16,0) has become a metal [93].
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Table 3.1: Summary of Ef shift of double-wall CNTs (DWCNTs). Ef shift is
calculated based on the valence band edge [93].
Fermi-level shift Fermi-level shift
(inner shell) (outer shell)
CNT(15,0)(24,0),MM 0.509 eV 0.444 eV
CNT(15,0)(25,0),MS 0.554 eV 0.502 eV
CNT(14,0)(24,0),SM 0.586 eV 0.503 eV
CNT(14,0)(23,0),SS 0.556 eV 0.428 eV
M and S indicate the metallic and semiconducting
of each shell respectively.
3.2.3 Electrical RC model
Number of conducting channels
Each MWCNT shell has a different number of conducting channels due to shell
chirality and diameter. We introduce NC to represent the number of conducting
channels per shell and as a parameter for controlling chirality variability knowing
that doping alters semiconducting shells to acquire metallic properties. The number
of conducting channels per shell can be theoretically expressed as [89]:
NC =
∫
T (E)f ′(Eiocc, Ef )dE/(kBT ) (3.1)
f ′ =
1
e|E
i
occ−Ef |/kBT + 1
(3.2)
where f ′ is the Fermi distribution function, which is used to evaluate the probability
of electrons contributing to total CNT conductance. Eiocc is the energy of highest
occupied sub-bands below Fermi-level (Ef ), kBT ∼ 0.0258 eV for T=300 K. With
doping, shifting of Ef can tune the energy distance to the occupied sub-bands E
i
occ,
thus further increase the probability of electrons to contribute to electrical trans-
port, hence more conducting channels are available with doping of CNTs. From
analytical computations of Equation (3.1), we assume a pristine metallic shell with
a diameter less than 10nm has two conducting channels, NC = 2. After doping,
when a semiconducting shell acquires a NC ≥ 2, we interpret such increase of con-
ducting channels as a conversion of shell property from semiconducting to metallic
[30]. To illustrate the relation between the number of conducting channels NC and
Fermi shift EF , for a single semiconducting shell of 7 nm diameter, it requires 0.08
eV Fermi shift to convert the semiconducting shell to metallic behaviour (or reach
NC = 2). Ef shifts of 0.2 eV and 0.198 eV are necessary for semiconducting and
metallic shells (with D = 7 nm) to reach NC = 5, respectively.
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Doped MWCNT Resistance
For a single conducting channel, its conductance is derived as:
G1channel = G0/(1 + L/LMFP ) (3.3)
where G0 is the quantum conductance (∼1/12.9 kΩ)) and LMFP is the CNT elec-
tron mean free path. CNT mean free path depends on the CNT diameter and a
experimental based derivation of CNT mean free path is provided in [91] as:
LMFP ≈ 1000DMWCNT (3.4)
Hence, the total doped MWCNT resistance RMWCNT is derived as:
RMWCNT =
1
NCNsG1channel
(3.5)
where Ns is the number of shells and is derived as diameter-1 based on experimental
statistical measurements [33].
Doped MWCNT Capacitance
CNT has quantum (CQ) and electrostatic capacitance (CE). Quantum capacitance
per channel CQ/channel is ∼ 96.5 aF/µm [91]. CQ depends on number of conducting
channels (NC) and MWCNT shells (Ns), as the CNT quantum capacitance refers
to the capability of storing electron energy [20]. Doped MWCNT total quantum
capacitance is derived as:
CQ = NCNsCQ/channel (3.6)
NC linearly increases the total quantum capacitance. CE is geometry dependent
[91] and does not change with doping.
In Fig. 3.3, we show the resistivity of 7 nm diameter MWCNT with lengths
up to 10 µm while varying NC . We compare the resistivity of copper (Cu) lines
with line widths of 32, 22 and 14 nm [91]. We observe that doping improves CNT
resistivity and achieves even lower resistivity than pristine CNTs and Cu lines. We
notice that resistivity of pristine CNTs becomes advantageous to Cu lines for lengths
beyond 3 µm. With doping, CNTs become favorable at even shorter lengths, which
indicates the suitability of doped CNTs for local short on-chip interconnects where
Cu line performance significantly degrades with scattering. We obtain up to 90%
improvement in resistivity with doping at NC = 5, which applies as well on resistance
improvement.
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Figure 3.3: 7nm diameter MWCNT conductivity with different doping levels where
the increase of NC indicates more doping concentration).
3.2.4 Analytical Method for Computing the Impact of Dop-
ing
Here, we present the analytical method for computing the impact of doping on NC
via the Fermi level shift Ef . The band structure of a zigzag CNT with chirality of
(m, 0) can be described by Equation (3.7) [140]:
E(kx) = ±3ta0
2
√
k2x +
(
1
DCNT
(2v − 4
3
m)
)2
(3.7)
where DCNT is the CNT diameter, kx is the wave vector in the x direction, t is
the hopping parameter, a0 is the carbon-carbon distance, and v is an integer less
than m. Ef is assumed to be 0.0 eV for pristine zigzag CNT although manufactured
CNTs tend to be slightly p-doped by the oxygen in the air under ambient conditions
[102] and have some downshift of Ef . From Equation (3.7), we can calculate the
transmission coefficients (T (E)), and then NC can be obtained as in Equation (3.8)
[140]. It should be noted that the NC of metallic armchair CNT can be calculated
similarly [41].
NC =
∫
T (E)f ′(E,Ef )dE/(kBT ) (3.8)
where f ′ is the derivative of the Fermi function, kB is the Boltzmann constant, and
T is the temperature. NCi of the CNT shell i in MWCNT modifies its intrinsic
resistance Ri as Equations (3.9) and (3.10) [91] where h/(2e
2) ∼ 12.9 kΩ and RSi,
RQ and λi represent scattering and quantum resistances, and mean free path (MFP)
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of the CNT shell i, respectively. L is the MWCNT length.
Ri = RQ +RSiL =
h
2e2NCi
+
h
2e2NCi
L
λ i
(3.9)
λi ≈ 1000DCNTi (3.10)
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Figure 3.4: a) NC of metallic shells and b) NC of semiconducting shells with the Ef
shift for the MWCNT with 11 nm outermost diameter, and c) NC of metallic and
semiconducting shells of the outermost (11 nm) and the innermost (5.56 nm) shells
before and after the Ef shift (similar for the negative Ef shift).
Calculated results for metallic and semiconducting CNTs of various diameters
44
Chapter 3
2 5 8 11 14 17 20 23 26 29
0
5
10
15
20
25
Diameter (nm)
N
c
 
 
Metallic, ∆Ef=0
Metallic, ∆Ef=0.1eV
Metallic, ∆Ef=0.2eV
Semi., ∆Ef=0
Semi., ∆Ef=0.1eV
Semi., ∆Ef=0.2eV
Figure 3.5: Change of NC with diameter for metallic and semiconducting CNTs
before and after the Ef shift.
before and after the Ef shift are shown in Fig. 3.4. It shows that the increase in
NC is more significant for larger diameter CNTs than for smaller diameter CNTs.
Moreover, metallic and semiconducting CNTs have almost the same NC when their
diameters are larger than 20 nm. The increase in NC leads to increase in both con-
ductance and quantum capacitance of MWCNT [91] and can change the performance
of MWCNT interconnect.
In Fig. 3.4 we show the calculated results for different shells of an MWCNT
with 11 nm outermost diameter. The negative shift of Ef corresponds to the p-type
doping while the positive shift corresponds to the n-type doping. There are in total
nine shells based on the shell number calculation equations (in Chapter 2). The
smallest or innermost diameter is 5.56 nm. Furthermore, we note from Fig. 3.4(c)
that when Ef is shifted to 0.043 eV and 0.1 eV, the outermost and the innermost
semiconducting CNT shells start to have NC = 2, respectively.
Interestingly, pristine metallic CNTs also have NC = 2 when their diameters are
small (≤ 11 nm, see Fig. 3.5). Hence, we deduce that a semiconducting CNT of a
small diameter (≤ 11 nm) becomes equivalent to a pristine metallic CNT when its
NC reaches 2 (NC = 2) by shifting Ef . Additionally, we assume that the Ef shift is
the same for both metallic and semiconducting CNT shells because no hint of doping
selectivity for semiconducting and metallic CNTs is observed [183]. Furthermore,
doping is assumed to have no impact on defect and contact resistance. Based on
these assumptions and the simulations shown in Fig. 3.4(c), one can predict that a
MWCNT with 11 nm outer diameter starts to degenerate semiconducting shells and
increase metallic behavior when Ef is shifted by 0.043 eV with doping. All shells
start behaving as metallic when Ef is shifted by 0.1 eV.
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Table 3.2: Representative Ef shifts for MWCNT with Dmax = 11 nm and the NC
for metallic (NCm) and semiconducting (NCs) CNT shells. Also shown are the ratios
of metallic CNT shells at different Ef shifts.
Ef shifts (eV) 0 0.043 0.1 0.2 0.3
11 nm NCs 1.2 2.0 4.0 7.8 11.6
11 nm NCm 2.1 2.3 3.7 7.6 11.5
5.56 nm NCs 0.27 0.61 2.0 4.0 5.8
5.56 nm NCm 2.0 2.0 2.1 3.6 5.9
Metallic shell ratio after doping 1/3 1/3 1 1 1
It is important to note that chirality which represents the carbon nanotube
rotation angle does not change with doping - it is the NC or electrical conductance
of semiconducting shells that changes to metallic-like shell properties. Detailed
information of NC and the ratios of metallic CNT shells in the MWCNT at some
specific Ef shifts are shown in Table 3.2.
Dmax= 11 nm
Dmin= 5.56 nm
d =0.34 nm
GND
H = 1 µm
MWCNT and
Cross Section
L = 1 μm
Vs
Cload= 1 aF
End Contact
INV-
CNFET
INV-
CNFET
Pd Pd
Figure 3.6: Simulation setup schematic of MWCNT as interconnect. MWCNT is
connected between two inverters composed of CNTFETs.
3.3 Evaluations of Variability with Doping
3.3.1 Simulation Setup
The simulation setup schematic is shown in Fig. 3.6. The circuit benchmark consists
of two inverters connected through either an ideal wire or a MWCNT interconnect.
Inverter gates are created with carbon nanotube field effect transistors (CNTFETs)
based on compact models as in [81]. The key parameters of both n-type and p-type
CNTFET are 11.7 nm, 1 µm, 10 nm for gate length, gate width and the distance
between CNTs, respectively where other parameters are the default values recom-
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mended by [81]. We compute the MWCNT interconnect delay, power consumption,
and power-delay product (PDP).
We conduct MC simulations for diameter, defects, chirality and all-sources vari-
ations. A detailed description of each variation source can be found Chapter 2 of
this thesis. One thousand samples are collected to obtain a good confidence level
for each simulation condition. We investigate MWCNT doping by considering the
five representative Ef shifts as listed in Table 3.2. For any given Fermi shift Ef (or
doping concentration), the MWCNT compact model (described in Chapter 2) is up-
dated to take into account the NC of each shell (either metallic or semiconducting).
We also assume a defect density on each shell as 10 /µm.
3.3.2 Impact of MWCNT Doping
In this section, we explore charge transfer doping as a means for reducing resistance
variability. As described in Section 3.2.4, doping shifts the Ef and introduces ad-
ditional NC for both metallic and semiconducting MWCNT shells (see Table 3.2).
We perform MC simulations for each source of variation (diameter, defects, and chi-
rality) with different levels of Ef for doping. Results are shown in Fig. 3.7 (a)-(c).
The all-sources variation results are shown in Fig. 3.8. Foremost, we observe that
doping lowers MWCNT resistance and narrows the distributions, particularly for
the Ef shift from 0.043 eV to 0.1 eV. Similar trends are also obtained for MWCNT
performance (delay, power, and PDP) and are not shown here.
We also calculated the mean value (µ), standard deviation (σ) and 3σ percent-
age (3σ/µ×100%, used to estimate the largest possible percentage deviation from
µ [115], [128]) of MWCNT resistance and performances with the Ef shift and are
presented in Fig. 3.9 and Fig. 3.10 (a)-(c), respectively for each source and the all-
sources of variations. Based on our analytical method from Section 3.2.4 (Fig. 3.4
(c)), we know that doping of Ef ≥ 0.043 eV starts to increase NC for metallic CNTs,
whereas semiconducting CNTs begin to behave as metallic-like shells as NC ≥ 2.
Hence, it is not until Ef reaches 0.043 eV that we start to observe improvements in
MWCNT resistance and performances µ and σ as in Fig. 3.9 and 3.10. On the con-
trary, the σ and 3σ percentage of diameter variation increase to some extent when
the Ef shift increases beyond 0.043 eV. This is because the outermost semiconduct-
ing shell of MWCNT at these Ef shifts can behave like metallic CNT shell when its
diameter is larger than 11 nm as a result of diameter variation (see Table 3.2 and
Fig. 3.4). The co-existence of metallic and semiconducting CNT shells makes the
diameter variation more predominant. Due to the increase in diameter variation,
the all-sources variation also slightly increases with Ef beyond 0.043 eV.
But, as Ef reaches 0.1 eV, all semiconducting shells behave as metallic, thus
improving significantly MWCNT resistance µ and σ. As more doping is applied
with Ef from 0.1 eV to 0.3 eV, slight reductions in µ and σ are observed. This
can be mainly explained due to two doping attributes: (1) significant CNT shell
resistance reduction is obtained at Ef = 0.1 eV as all semiconducting shells behave
as metallic shells, and (2) with more doping Ef ≥ 0.1 eV the NC increases, however,
resistance reductions is less drastic as in (1). Additionally, the change in the ratio of
metallic to semiconducting CNT shells makes the chirality variation reduced (both
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Figure 3.7: (a)-(c) are distributions of resistance variation of the MWCNT inter-
connect at different Ef shifts with input diameter, defects, and chirality variations
respectively.
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Figure 3.8: Distributions of resistance variation of the MWCNT interconnect at
different Ef shifts with input all-sources variation.
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Figure 3.9: Change of resistance of the MWCNT interconnect with the Ef shift for
diameter, defect, chirality and all-sources variations.
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(c) PDP
Figure 3.10: (a)-(c) are change of delay, power and PDP variations of the MWCNT
interconnect, respectively with the Ef shift for diameter, defect, chirality and all-
sources variations.
σ and 3σ percentage). It approaches zero when Ef reaches 0.1 eV. We also note
that although the σ of diameter and defects variation reduce with Ef of 0.1 eV, the
3σ percentage does not improve due to their respectively similarly decreasing rate
of µ. Both diameter and defect variations remain present as Ef shifts beyond 0.1
eV because they are not directly related to Ef or NC and furthermore contact and
defect resistances (contribute to diameter and defects variations) are assumed to be
not impacted by doping in this work. Hence, their impact cannot be canceled out
by doping.
All-sources variation shows a similar trend in resistance and performances σ
to that of chirality variation with the Ef up to 0.1 eV as shown in Fig. 3.9 and
3.10. Beyond Ef of 0.1 eV, the contribution of chirality to overall variation is
negligible, but the variations of diameter and defects dominate. We can deduce that
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doping helps to reduce overall MWCNT variation by decreasing the contribution of
chirality variation mainly due to the degeneration of semiconducting shell properties
to metallic. Doping has limited impact on defects and diameter (including contact
resistance variation) variations, especially for the 3σ percentage variation.
3.3.3 Comparisons with Experimental Data
As described in [93], our partners in the project developed a CNT integration pro-
cess to grow individual MWCNTs at predefined locations on a silicon wafer by
hot filament assisted CVD, and to individually contact them with Palladium (Pd)
electrodes for electrical characterization. External doping of the MWCNT by PtCl4
salt was then developed. To estimate the impact of doping under various conditions,
similarly to [93], we assume the contact resistance is much smaller than MWCNT in-
trinsic resistance and compare the distributions of linear resistance before and after
doping. In [93], a 40% reduction of the linear resistance was obtained by dipping the
connected MWCNTs in PtCl4 solution. For this work, our partners used a different
doping process and instead sprayed the PtCl4 solution on the connected MWCNTs
to better control the amount of dopant on the CNTs. It is found that both mean
value and variations of MWCNT resistance are significantly reduced after doping.
In addition, higher doping efficiencies can be obtained with the spray doping process
and that the Fermi-level shift can be controlled by the amount of dopant deposited
on the CNTs. TEM and STEM pictures of MWCNT before and after doping are
shown in Fig. 3.11.
(a) Before doping (b) After doping
Figure 3.11: TEM and STEM pictures for MWCNT before and after doping with
PtCl4, respectively.
The measured average Dmax of the experimentally doped MWCNTs was 6.5 nm.
Because the defect density and MFP of these doped CNTs are not measurable, direct
comparisons of µ and σ of MWCNT resistance between experiments and simulation
(all-sources variation) are difficult and meaningless. Instead, we compare relative
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Table 3.3: Comparisons of doping efficiency in reducing MWCNT resistance between
the all-sources simulation results and the experimental data in this work or that from
[93].
Doping
process
Non
doped
Dipping
[93]
Spray
dopant
1
Spray
dopant
2
Estimated Ef shifts (eV) 0.00 0.104 0.122 0.250
σ, simulation 0% -19.6% -42.6% -77.2%
σ, experiments 0% -18.6% -59.3% -77.2%
µ, simulation 0% -41.2% -55.1% -73.1%
µ, experiments 0% -41.4% -55.5% -73.3%
3σ%, simulation 0% 38.9% 24.4% -16.6%
3σ%, experiments 0% 39.0% -8.5% -14.5%
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Figure 3.12: Change of MWCNT resistivity and its variability from the all-sources
simulation results with the Ef shift for the MWCNT of Dmax = 6.5 nm (other
parameters are the same to previous simulations).
change (or doping efficiency) in MWCNT resistance µ and σ, and the 3σ percentage
variations with Ef shift for MWCNTs of Dmax = 6.5 nm. Fig. 3.12 shows the
simulation results of MWCNT doping efficiency with Ef shift. In Table 3.3, we show
doping efficiency of µ and σ, and 3σ percentage variations before and after doping
for experimental results (obtained in this work or those from [93]). By comparing
these simualtion reuslts and experimental results we can further predict the Fermi
shift due to experimental doping, as presented in the table. For comparisons, the
corresponding µ, σ and 3σ relative percentage reductions extracted from Fig. 3.12
are shown in Table 3.3 as well. The most significant deviation between the simulation
results and experimental data is the relative change in 3σ percentage variation at the
Ef shift of 0.122 eV. This can be attributed to the abrupt change in 3σ percentage
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Figure 3.13: Change of MWCNT resistivity and its variability from the all-sources
simulation results with the Ef shift for MWCNT of Dmax = 11 nm (MFP =
1000DCNT ).
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Figure 3.14: Change of MWCNT resistivity and its variability from the all-sources
simulation results with Ef shift for MWCNT of Dmax = 11 nm (MFP = 10DCNT ).
variation as shown in Fig. 3.12 and the assumed Ef = 0 eV for pristine CNTs
(before doping operation) which may be incorrect because p-doped CNTs have an
Ef downshift which can be expected during fabrication [183], [102].
Except for the 3σ percentage deviation, an overall good match between exper-
imental data and simulation results is observed, which strongly demonstrates the
capability of the MWCNT compact model to quantitatively predict relative change
in MWCNT performance and the doping efficiency.
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3.3.4 Doping Efficiency
Impact of MWCNT diameter
It is worth noting that the required level of the Ef shift (or effective Ef shift)
to achieve a significant improvement of MWCNT resistance is dependent on the
MWCNT dimensions though the overall change of doping efficiency with doping
is similar. For example, by decreasing Dmax from 11 nm to 6.5 nm, the effective
Ef shift is increased from ∼ 0.1 eV to ∼ 0.16 eV but the overall change of doping
efficiency with doping is similar, as shown in Fig. 3.12 and Fig. 3.13.
Impact of MFP
CNTs are of interest due to their ballistic transport and long mean free path (MFP).
In this work, we assume that the default value of MFP in each shell of MWCNT is
1000 times the CNT shell diameter [91]. However, MFP is dependent on MWCNT
fabrication process and thus may change from process to process. For instance,
based on the scattering resistance of CVD-grown MWCNTs measured in [93] and in
this work - it appears that MFP is shorter than 100 nm (∼10-20 × DCNT ), which
is also in agreement with other literature reports [158]. So, it is worth investigating
the impact of MFP on doping efficiency by considering different MFPs. Simulation
results of doping efficiency for MFP of 10 × DCNT are presented in Fig. 3.14 and
compared with the default case (MFP of 1000 × DCNT ) in Fig. 3.13. It shows that
despite the 100 times difference in MFP, doping efficiency is similar. This is because
doping increases NC of CNT shells and further improves conductance of MWCNT,
which is impacted by MFP proportionally under different NC as shown in Equations
(3.9) and (3.10). As a result, we deduce that the MFP does not significantly impact
the relative change of MWCNT resistance and performance improvements obtained
from doping.
Impact of Pristine MWCNT chirality
As demonstrated in Section 3.3.2, the improvement of MWCNT performance and
variability with doping is mainly attributed to chirality variation reduction. Because
the chirality variation results from the change of metallic and semiconducting CNT
shell portions, it is reasonable to deduce that the doping efficiency can be degraded
if the original MWCNT is more metallic, namely a larger portion of metallic CNT
shells. For example, Fig. 3.15 shows the simulation results of entirely metallic
MWCNT, namely metallic chirality 1 (other parameters are the same as the default
one) with the Ef shift. Compared with the default MWCNT (1/3 of metallic CNT
shells) as shown in Fig. 3.13, the doping efficiency is reduced for the entirely metallic
MWCNT. Instead of the abrupt reduction in µ and σ of MWCNT resistance for the
default MWCNT from the Ef shift of 0.043 eV to 0.1 eV, a continuous and slow
reduction is observed for the entirely metallic MWCNT up to 0.3 eV. Moreover,
different from the default case where 3σ percentage can finally be reduced by doping
up to 0.1 eV, the 3σ percentage is continuously increased with doping for the entire
metallic MWCNT case.
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Figure 3.15: Change of metallic MWCNT resistivity and its variability from the
all-sources simulation results with the Ef shift for defect density of 10 /µm (the
default) and 100 /µm.
Impact of Defect Density
We study the impact of defect density and in Fig. 3.15 we show the simulation
results of doping efficiency for the entire metallic MWCNT. We observe that with
the increase in defect density, doping effectiveness is significantly reduced for the
entire metallic MWCNT. For example, the doping efficiency of µ and σ of MWCNT
resistance at the 0.3 eV Ef shift is 26.5%/7.3% and 5.0%/0.7% for defect density
of 10 /µm and 100 /µm, respectively. The 3σ percentage is increased relatively
by 26.1% and 4.5%, respectively. This is because the role of diameter and defect
variations are relatively more important as defect density is increased for the case
of entirely metallic MWCNT. However, it is found that for the default case of 1/3
metallic chirality, the defect density impact on doping effectiveness is negligible (less
than 2% and 4% difference are observed at the Ef of 0.1 eV and 0.3 eV, respectively).
This is due to the dominant impact of chirality variation on the overall variation
response with Ef shift for the default case.
3.3.5 MWCNT Shell to Contact Variations
Here, we study the impact of doping on MWCNT shells connectivity to contact. In
Fig. 3.16, we show the relative worst case (the outermost shells disconnected, as
discussed in Chapter 2 of this thesis) resistance degradation (similar to σ) versus
a different number of disconnected shells for different Ef shift levels compared to
all shells connected case. No significant improvements with doping are observed
till Ef = 0.043 eV and significant improvements are observed for Ef ≥ 0.1 eV.
When normalizing the relative worst resistance degradation to the case with all
shells connected resistance (similar to σ/µ, namely relative variation), it is found
that there is not an obvious impact from doping up to five disconnected shells (out of
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Figure 3.16: Relative increase in the worst case MWCNT delay with several discon-
nected shells and Ef shift levels compared to the case of all (nine) connected shells.
The inset is the simulation result of unconnected shells from 0 to 3 after zooming
in.
nine shells total) and increases slightly as more shells are disconnected. MWCNTs
performances with disconnected shell have a similar response to doping and are
not shown here. Hence, we deduce that doping improves MWCNT resistance and
then performances, which allows mitigating the effect of disconnected shells without
increasing relative variation significantly.
3.4 Experimental vs. Simulation Results
In our project, our partners have developed the process of chemical vapor depo-
sition (CVD) grown CNTs in relatively low temperatures (∼ 600oC) for on-chip
interconnect applications and compatibility with CMOS BEOL process line. PtCl4
charge based doping process is developed as well, and CNT/Palladium side contacts
are realized for electrical characterization. Figure 3.17 presents the individual CVD
grown MWCNT and the distribution of CNT diameter is 6.5 nm ± 1 nm. Figure
3.18 shows the HAADF-TEM image of the CNT opened with oxygen plasma process
and doped with Pt-Cl network of dopants. The three different CNTs are highlighted
with doped doted purple lines. The Pt and Cl elements within the doped-CNT were
verified using Energy-Dispersive X-ray spectroscopy (EDX) mapping. The difference
in concentration between neighboring CNTs is due to partial amorphization induced
by plasma treatment. Finally, both side-contact and end-contact were realized on
individual MWCNT as shown in Fig. 3.19.
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Figure 3.17: Localized growth of a single MWCNT from a via hole.
Figure 3.18: HAADF-TEM image of CNTs with different concentration of dopant
is shown in the left side. EDX mapping of Pt-Cl doped CNTs and line scan of EDX
mapping across doped CNT are shown in the middle and right sides. Purple, red,
green color represents Carbon, Platinum and Chlorine respectively.
Figure 3.19: SEM images of electrically connected individual MWCNT with (a) side
and (b) end contacts made out of Pd (40nm) and Au (150nm).
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(a) Electrical resistance measurement. (b) Before vs. after doping.
Figure 3.20: (a) Two points probe resistance measurement for a collection of indi-
vidual CNTs. (b) 50% improvement of linear resistance with external PtCl4 doping.
A set of individual MWCNT interconnect fabricated in parallel on the same sam-
ple was electrically characterized. Two-point-probe current-voltage characteristics
were systematically recorded to extract the electrical resistance (CNT resistance +
CNT/Pd side contact resistance). Fig. 3.20 (a) displays the measured resistance as
a function of the CNT length. It is observed that resistance increases with CNT
length in the 1-10 µm range, which is expected for diffusive transport in CVD-grown,
hence, defective CNTs. However, a large scatter in the data is observed, thus re-
vealing variability in MWCNT conductivity and contact resistance. The origin of
the variability may be the variability in the diameter, the number of shells of each
CNT, the random repartition of metallic versus semiconducting shells, the pres-
ence of defects, or variability in the contact fabrication technology. Assuming the
measured resistance is dominated by the resistivity of MWCNT, linear resistance is
spread between 55 and 235 kΩ/µm (90% envelope). Preliminary electrical results
of doped CNTs by PtCl4 were obtained by using external doping of side-contacted
single CNT interconnects. Fig. 3.20 (b) displays the measured linear resistance (re-
sistance divided by CNT length) for the same set of CNTs before and after external
doping. It is observed that, on average, the resistance of externally doped MWCNTs
is reduced up to 50%. The scatter of data is also reduced, which suggests variability
improves with doping.
As described shown previously, doping is an efficient method to enhance MWCNT
conductivity and reduce shell variability. However, there is a discrepancy between
the theoretical predictions (i.e., up to 90% improvement in resistivity) versus ex-
perimental measurements (i.e., up to 50% improvement of linear resistance). We
presume that such discrepancy is due to contact resistance and defects on MWCNT
which reduce its mean free path. As MWCNTs are grown in low-temperature
(∼450℃) CVD, it is challenging to obtain high-quality CNTs. Various types of de-
fects are introduced during the growth process, such as vacancies (missing atoms),
interstitials, non-hexagonal carbon atom rings [38, 177], which result in shortening
the ballistic transport (or electron mean free path). The reduction in mean free
path leads to higher MWCNT resistance [18]. Additionally, the contact between
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metal and CNTs can be of considerable resistance. The DOS of pristine CNTs is
not comparable with bulk metals. For metal-to-metallic CNT junctions, nearly zero
DOS of pristine metallic CNTs indicates a relatively high contact resistance. There
are commonly two types of contacts, end-contact [28] and side-contacts [54]. We
introduce two fitting parameters to our MWCNT model: defect-related mean free
path [156] and contact resistance, RC as:
LDMFP ≈ α ·DMWCNT (3.11)
RDMWCNT =
1
NCNsG1channel
+ 2RC
=
1 + L/LDMFP
NCNsG0
+ 2RC
(3.12)
where equation 3.11 represents the mean free path with defects. Smaller α means
shorter CNT mean free path, and highly defective the CNT is. Equation 3.12 rep-
resents the defective MWCNT resistance together with contact resistances. These
equations indicate that MWCNT resistance increases with defects (or decrease of
mean free path LDMFP ) and contact resistance, RC . When doping is applied, the
number of conducting channels NC increases which helps to reduce MWCNT resis-
tance and alleviate some of the detrimental impacts of defects.
We update our model to include different mean free path. LDMFP = α ·DMWCNT
represents different defects density impacts on CNT mean free path, the smaller α
is the higher defect density presents in CNT and shorter the electron mean free path
becomes. LMFP = 1000DMWCNT represents the defect-free MWCNT. In Fig. 3.21,
we show a doped (Nc = 5) 7 nm MWCNT without contact resistance. Comparing
to the pristine CNT, doping efficiency (left y-axis) is evaluated with defects. It
shows a decrease in doping efficiency with defects, as defects are worsening CNT
total resistance which is opposite to doping effect. For right y-axis, we present
the tolerated contact resistance if we want to make doped defective MWCNT total
resistance remain unchanged to pristine MWCNT. Doping efficiency and tolerated
contacts become very small when the CNT is highly defective (LMFP ∼ 20DMWCNT).
We also consider various contact resistances RC to represent contact type (side-
/end-contacts) and contact metal. In Fig. 3.22 we show the MWCNT doping
efficiency in a realistic interconnect system while varying contact resistance and de-
fects in MWCNTs. In this case, we would like to show the importance of contact
resistance. While contact resistances are included both for pristine and doped de-
fective MWCNTs. Contacts are reducing the doping efficiency as doping does not
directly impact the contact resistance but improves the tube resistance. Hence the
total MWCNT resistance is reduced by doping but increased by contacts and de-
fects. For pristine CNT with LMFP = 1000DMWCNT, 10 times increase in contacts
(2 kΩ to 20 kΩ) causes 3.7 times reduction of doping efficiency. And with 10 times
decrease in defects related mean free path (1000D to 100D), there are 1.22 and 1.25
times doping efficiency degradation for contact resistance of 2kΩ to 20 kΩ respec-
tively. Hence, when we introduce contact resistance to the interconnect system, it
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Figure 3.21: For MWCNT of diameter 7 nm, it is shown in the left Y-axis that doping
efficiency of Nc = 5 varies with defects and no contact resistance. With doping of Nc
= 5, tolerated contact resistance to remain the total resistance unchanged for various
defect scenarios is shown in the right Y-axis. Each tolerated contact resistance is
derived with corresponding doping efficiency for each defect scenario.
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Figure 3.22: Doping efficiency of MWCNT of diameter 7nm. Doping concentration
is fixed as Nc = 5. The presence of contact resistance decreases the doping efficiency
for various defects concentration.
becomes the dominant factor comparing to defects. Doping efficiency reduces with
high contacts and defects.
It is known from experimental measurements that distribution of linear resis-
tances of pure MWCNTs are centred at 136 kΩ/µm and 50% of linear resistance
is improved by doping (Fig. 3.20 (a) and (b)). As aforementioned, both contacts
and defects can impact the MWCNT resistance and doping efficiency. Therefore,
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Figure 3.23: Theoretical prediction of linear resistance for a defective pure MWCNT
with contact resistances, similar conditions to the experimental measurements.
1000D means defects free and 10D represents highly defective.
Figure 3.24: 50% of resistance improvement after doping with different Nc (red line:
Nc = 1; green line: Nc = 10). Resistance improvement has also dependence on
contact resistance and defects related CNT mean free path. 1000D means defects
free and 10D represents highly defective.
we performed a variability simulations by varying contact resistance and defects
related CNT mean free path for pure MWCNTs with results shown in Fig. 3.23.
Both contacts and defects are increasing the pure MWCNT resistance. If we look
into the linear resistance of 140 kΩ/µm, we find a range of contact resistance of 30
kΩ to 67 kΩ for various defect related CNT mean free paths.
To further decorrelate the impact of contacts and defects during before and
after doping experimental measurements, we consider different levels of doping by
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varying Nc from 1 to 10. The goal is to assess the possible combination of contact
resistances, quality of grown CNTs (regarding defects) and doping process efficiency
for our experimental results. In Fig. 3.24, 50% resistance improvements are shown
with variations of contacts and defects. We notice that doping from Nc = 5 to
Nc = 10 has much less impact than doping from Nc = 1 to 2, hence we predict
that for 7 nm MWCNT, heavily doping (Nc > 5) will not have additional significant
impacts. Combining with the 140 kΩ/µm linear resistance (with contact resistance
of 30 kΩ to 67 kΩ) shown in Fig. 3.23, after different doping, defects related mean
free paths can be derived. For lightly doping of Nc = 1, LMFP of 60D to 150D are
found (dashed red arrows) and with heavily doping of Nc = 10, LMFP can vary from
300D to 700D.
From Fig. 3.23 and 3.24, we would like to propose some possible understanding
of our low temperature CVD grown MWCNT quality and evaluate the contact and
doping process. Knowing the average linear resistance of 136 kΩ/µm and 50% of
linear resistance improvement, our MWCNTs have relatively high contact resistance
and with different doping levels and defects related CNT mean free path can vary
from 60D to 700D. Further four points and six points measurements should be
investigated to fully decorrelate the relationship among doping efficiency, contact
resistance and defects for standalone MWCNT interconnects.
3.5 Discussion
In this chapter, we show that by doping (Ef shift to 0.1 eV) on a MWCNT of Dmax
= 11 nm significant improvements on performance and variability can be obtained.
However, we also show that for MWCNT of smaller diameters, more doping or Ef
shift is required to achieve these improvements. Hence, as technology scales, the local
interconnect sizes also decrease [167], which implies that MWCNT interconnects for
advanced technology node applications may need higher doping levels to improve
their performance and variability efficiently. Moreover, the NC of semiconducting
CNT shells decrease with their diameter and technology scaling, hence, increasing
the importance of applying doping to local interconnects with small geometries to
improve MWCNT resistance and chirality variation. Other sources of variations such
as diameter and defects will require further improvement on CNT process growth
to exploit the potentials of MWCNTs for interconnect application.
In this chapter, we propose an enhanced compact model for MWCNT inter-
connects to take into account variability including diameter, defects, chirality and
connectivity and also the impact of doping as a countermeasure to large resistance
variability. Based on the analytical formulations, the change of MWCNT resistance
and performance variation (including delay, power, and PDP) with Ef shift can
be calculated while including variations on diameter, defect densities, chirality, and
shell-to-contact connectivity. We identify that chirality variation (both σ and 3σ
percentage) can be significantly reduced to almost zero when the doping induced
Ef shift enables to degenerate all semiconducting shells to equivalent metallic like
shell conductivity. Also, the diameter and defect variations σ can be reduced up
to ∼80% while the 3σ percentage is slightly increased. The efficiency of doping is
compared with experimental data, and an overall good match is obtained, which
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demonstrates the validity of computing doping efficiency and simulation method-
ology. We observe that MFP has a minor effect on doping efficiency. However,
doping efficiency can be significantly reduced and degraded if the original portion
of metallic CNT shells increases. Overall, we have established the analytical meth-
ods and simulation framework to study charge based doping impact on MWCNT
interconnects performance and variability.
3.6 Conclusion
In this chapter, we investigate Pt-salt doped CNT for BEOL interconnects. By
combining atomistic to circuit-level simulation and measurement results, we explain
the impact of doping on enhancing MWCNT metallic properties. Both experimental
data and simulations show that the PtCl4 represents an efficient doping strategy to
reduce MWCNT resistivity through conversion of semiconducting shells to metallic.
Doping can also be a likely solution to overcome the detrimental impacts of defects
and contact resistances for a realistic interconnect system. This represents a mile-
stone result, which could enable the success of MWCNTs as a candidate for future
back-end-of-line technology nodes interconnects.
In this Chapter, we show that by doping (Ef shift to 0.1 eV) on a MWCNT
of Dmax = 11 nm significant improvements on performance and variability can be
obtained. However, we also show that for MWCNT of smaller diameters, more
doping or Ef shift is required to achieve these improvements. Hence, as technology
scales, the local interconnect sizes also decrease [167], which implies that MWCNT
interconnects for advanced technology node applications may need higher doping
levels to improve their performance and variability efficiently. Moreover, the NC
of semiconducting CNT shells decrease with their diameter and technology scaling,
hence, increasing the importance of applying doping to local interconnects with small
geometries to improve MWCNT resistance and chirality variation. Other sources of
variations such as diameter and defects will require further improvement on CNT
process growth to exploit the potentials of MWCNTs for interconnect application.
In this Chapter, we proposed an enhanced compact model for MWCNT inter-
connects to take into account variability including diameter, defects, chirality and
connectivity and also the impact of doping as a countermeasure to large resistance
variability. Based on the analytical formulations, the change of MWCNT resis-
tance and performance variation (including delay, power, and power delay product
(PDP)) with Ef shift can be calculated while including variations on diameter, de-
fect densities, chirality, and shell-to-contact connectivity. We identify that chirality
variation (both σ and 3σ percentage) can be significantly reduced to almost zero
when the doping induced Ef shift enables to degenerate all semiconducting shells
to equivalent metallic like shell conductivity. Also, the diameter and defect varia-
tions σ can be reduced up to ∼80% while the 3σ percentage is slightly increased.
The efficiency of doping is compared with experimental data, and an overall good
match is obtained, which demonstrates the validity of computing doping efficiency
and simulation methodology. We observe that MFP has a minor effect on doping ef-
ficiency. However, doping efficiency can be significantly reduced and degraded if the
original portion of metallic CNT shells increases. Overall, we have established the
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analytical methods and simulation framework to study charge based doping impact
on MWCNT interconnects performance and variability.
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Copper-Carbon Nanotube
Composite
4.1 Introduction
The back-end-of-line (BEOL) metallization technology for high-performance and
low-power microelectronics, Cu is the material of choice. With scaling of devices, for
logic and memory applications up to 14 nm node, the increased current density and
reliability requirements still have known material and integration solutions. Such
as thinner barrier and adhesion layers, doping of secondary metals to enhance grain
boundary electromigration resistance, and integration concepts of selective cappings,
that can be some of the adopted solutions for 14 nm node. However, for dimensions
below 7 to 10 nm nodes, the decreased volume of available conducting material will
force innovative material and integration approaches towards novel interconnect ar-
chitectures. On the other hand for power and high-performance applications the
most critical challenges are high ampacity, thermal conductivity and electromigra-
tion resistance. Far away from bulk, Cu conductors can withstand 107A/cm2 due
to good heat dissipation through thermal contact to the surrounding material. Be-
sides this elementary current carrying capacity, the reliability of state of the art
interconnects is closely linked to effects like electromigration (EM). This adverse
effect describes the material transport and consequently void formation especially
in thin metal lines by a combination of the electron wind force, the temperature gra-
dient induced force, the stress gradient induced force and the surface tension force
(Fig. 4.1 (a)). Depending on the design of the interconnect layout and the used
metallization scheme, the dominance of each driving force can differ. Even at the
current scaling node of CMOS technology, current carrying capacity and reliability
are among the main reasons for the trend that the continuous scaling of transistors
no longer automatically leads to “performance scaling” (i.e., increased performance
per transistor). In this chapter, we address these issues by proposing the copper-
carbon nanotube composite as a potential candidate for global interconnects. To
this end, the electrical-thermal effect of copper-carbon nanotube composite is char-
acterized after putting forward a physical based electrical-thermal modeling of the
composite.
Figure 4.1 (b) shows the electrical performances of different materials, includ-
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(a) Cu Electromigration (b) Electrical performance of CNTs, Cu and
CNT-Cu composite
Figure 4.1: (a) Cu electromigration: 1) Bulk EM, 2) Grain boundary EM, 3)
Grain/Bulk EM, 4) Defect EM, 5) Surface EM. (b) Performances of Cu-CNT com-
posite from [144].
ing CNT-Cu composite from [144]. CNTs has been studying as a potential Cu
replacement owing to their excellent electrical properties in terms of conductivity,
ampacity and high frequency characteristics. However, compared with the nearly
perfect CNTs studied at the fundamental level, the CNTs integrated with func-
tional device in the system level show much lower performance improvement. As
a consequence, combinations of CNTs with copper were envisioned [47]. Initial ex-
perimental realizations focused on a “bulk” approach where a mixture of CNTs and
Cu is deposited from a solution on the target substrate [99, 174, 6]. This approach
demonstrated mitigated performances for interconnect, such that focus is now al-
most exclusively on composite materials where the CNTs are aligned with respect
to the current flow (referred to as aligned CNT-Cu composite).
Chai et al [24, 25, 26] first demonstrated the fabrication of vertical interconnects
using aligned CNT-Cu composite materials in 2007 by first growing vertically aligned
CNTs before filling the voids between CNTs with Cu through an electroplating
method. It was shown that this material could reach low, Cu-like, resistivity but
was more resistant to electromigration than Cu. More recently, a renewed interest
for this material was generated by the work of Hata group [144] claiming a 100 fold
increase in current carrying capacity of aligned CNT-Cu material compared to pure
Cu (Fig. 4.1 (b)). Several groups are now working worldwide on the integration of
aligned CNT-Cu composite materials in interconnect structures [51, 52, 106, 70].
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Apart from the CNT-Cu formation process development, theoretical physics
based compact modeling needs to be investigated as fundamental support and un-
derstood for further pushing this technology as viable solution for next generation
conventional Cu replacement interconnects. In this chapter, we study the electrical-
thermal properties for pure Cu and standalone SW and MW CNTs. We explore
the electrical-thermal behaviours of SWCNT-Cu and MWCNT-Cu composite by
constructing physical based electrical-thermal models.
4.2 Copper, and CNT Electrical-Thermal Prop-
erties
In this section, we present electrical-thermal properties for copper and CNT with
their various temperature dependent physical parameters.
4.2.1 Copper electrical-thermal transport
Copper electrical-thermal resistivity
Copper interconnect resistivity is often defined by the wire geometries as bulk metal
materials. With the wire size shrinking and limitations of photo-lithography tech-
nology, finer copper lines resistivity becomes even more sensitive to the size effect
[142] as important line edge roughness (LER) become more dominant. New Cu in-
terconnect resistivity model including LER effects has been proposed and measured
experimentally in [101]. This model has been well used to estimate the resistivity
for advanced technology nodes of Cu interconnect.
ρeff =
ρ0√
1− (u/W )2 · (GBscat + 0.45(1− p)
λ
W
(W/T + (1− (u/W )2))) (4.1)
GBscat =
1
3
[
1
3
− α
2
+ α2 − α3ln(1 + 1
α
)]−1 (4.2)
α =
λ
d
R
1−R (4.3)
In equation 4.1, u/W represents the LER, where u is the edge roughness and u = 0
indicates the perfect line without roughness. W and T are width and thickness of
interconnects respectively. ρ0 is the Cu bulk resistivity. λ is the Cu electron mean
free path (λCu ∼ 40nm). Sidewall boundary scattering is related to the specularity
parameter, p, a fitting parameter, which represents the portion of electrons that are
scattered specularly at the wire sidewall. p can vary from 0 to 1. A specularity of
1 means all electrons have a specular reflection at the conductor surface / sidewall.
This means elastic collisions of electrons and their momentum are conserved in their
original travelling direction. If p = 0, all electrons colliding at the conductor surface
experience a diffusive scattering process. Grain boundary scattering is shown in
equations 4.2 and 4.3, which capture the quantum mechanical barrier impact on
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conducting electrons encountering at the conductor material grain boundaries. R is
the reflectivity parameter, indicates the fraction of electrons scattered at the grain
boundaries due to the quantum mechanical barrier effect. R = 1 and 0 represent
the complete scattering and total transmission at grain boundaries respectively. d
denotes the average distance that an electron can travel between grain boundaries.
For temperature dependent thermal-resistivity, we use a linear approximation as
below:
ρCu(T ) = ρeff (1 + µ(T − T0)) (4.4)
where, ρeff for 7 nm node is taken as 11.7·10−8 Ω·m. µ is the temperature coefficient
of Cu resistance, and equals 0.003862 K−1. T0 is set to be 300 K.
Copper under high bias or current supply, has self-heating effects, also known as
joule heating. Joule heating is the process that a current flowing through a conductor
can produce heat on the conductor. The heat production is an ohmic effect or
resistive effect. On the one hand, high resistance metals have more joule heating
under the same current input. On the other hand, for metal conductor, high thermal
effect (i.e., joule heating) will increase the metal conductor resistivity. Therefore,
interconnect lines with high current density always suffer from self-heating issues.
Cu has a measured thermal conductivity of 401 W/m/K [48]. Equation 4.5 describes
the joule heating per unit length of Cu. There is also contact resistance Rcont of Cu.
The Rcont is used for current calculation (when bias voltage is provided) but is not
considered for thermal heating calculation. In this chapter, we focused on material
intrinsic properties and we did not consider the impact of contacts.
p
′
Cu = I
2Rcu/L (4.5)
4.2.2 Thermal transport in CNT
Temperature dependent CNT electron Mean Free Path
Carbon nanotube as 1D quantum wire, is known for having a good thermal con-
ductivity. Measured CNT thermal conductivity varies from 1750 W/m/K to 5800
W/m/K [62]. In the previous chapters, we have presented pristine and doped
SW/MW CNT electrical models. In this chapter, we incorporate the thermal ef-
fect into our electrical models. Temperature-dependent electrical resistance of CNT
relationship is described as in equation 4.6:
RCNT−tot(T ) ∼ (Rcont(T ), RQuantum(T ), Rscattering(T )) (4.6)
where Rcont is the contact resistance. As metallic CNTs have limited electron density
of states(DOS) due to its 1D quantization, hence contacting CNTs with metal that
has much higher DOS that can cause high contact electrical and electrical-thermal
resistance. High contact resistance can significantly increase the CNT interconnect
total resistance, thus altering total current flowing through CNT that induce joule
heating effect. Fundamental first principle simulations need to be performed in
order to understand clearly the electrical-thermal effect at the CNT-metal interfaces.
However, as our focus is to develop a macroscopic compact electrical-thermal model,
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we therefore set contact resistance as a numerical variable without providing more
physical explanation. RQuantum is the quantum resistance of CNTs, which is the
intrinsic resistance of CNTs that is a constant used throughout this work. Rscattering
plays an important role in determining the CNT thermal behaviour because thermal
effect can induce additional scattering in the conductors. For CNTs, we include mean
free path (MFP) approximation that describes different scattering mechanisms in
CNT. For CNT mean free path calculation, Matthiessen’s rule [124, 108, 123] is
widely used in the literature, as shown in equation 4.7:
λ = (
1
λac
+
1
λfldop,ems
+
1
λabsop,ems
+
1
λop,abs
)−1 (4.7)
where λac is the mean free path due to acoustic phonon scattering; λ
fld
op,ems is the
mean free path from optical phonon emission after the electrons gain enough energy
from electric field; λabsop,ems is the mean free path due to optical phonon emission after
absorption and λop,abs is from optical phonon absorption. All these mean free paths
are temperature dependent and can be calculated by following equations:
λac = 400460× DCNT
T
(4.8)
λop,abs = 56.4×DCNT Nop(300) + 1
Nop(T )
(4.9)
λabsop,ems = λop,abs + 56.4×DCNT
Nop(300) + 1
Nop(T ) + 1
(4.10)
λfldop,ems =
~ωop − κT
qV/LCNT
+ 56.4×DCNT Nop(300) + 1
Nop(T ) + 1
(4.11)
Nop(T ) =
1
exp((~ωop)/(κT ))− 1 (4.12)
where Nop(T ) is the average number of optical phonons defined by Bose-Einstein
distribution. Optical phonon energy is given by ~ωop, and ~ is the plank constant,
equal to 6.582·10−16 eV/s. ωop is the phonon frequency equal to 0.027·1016 s−1 and
κ is Boltzmann constant equal to 8.617·10−5 ev/K. We can see that the phonon
scatterings (and its mean free path) of CNT depends on temperature, applied bias
and CNT diameter.
We incorporate aforementioned temperature-dependent MFP into our models.
And CNT joule heating is derived in equation 4.13:
p
′
CNT = I
2RCNT/L (4.13)
Meanwhile, CNT thermal conductivity is also temperature dependent. Hence,
to improve the accuracy of our model, we employed a relatively complete thermal
conductivity [125] in our model. CNT thermal conductivity is length and tempera-
ture dependent as described in equation 4.14. Similarly to previous Cu joule heating
relationship, the Rcont is used for current calculation (when bias voltage is provided)
but is not considered for joule heating calculation and we did not focus on the impact
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of contact resistance for CNTs joule heating in this chapter.
k(L, T ) = [3.7× 10−7T + 9.7× 10−10T 2 + 9.3(1 + 0.5/L)T−2]−1 (4.14)
this equation can be approximated by 1/T when temperature is above room tem-
perature but when temperature is approaching the breaking-down point, 1/T 2 also
needs to be included.
4.3 Electrical-thermal Modeling and Simulation
results
4.3.1 Electrical-thermal model & simulation results in Cu
Copper electrical-thermal model
In order to study in the next sections the Cu-CNT composite electrical-thermal
effect, we started by modeling only Cu on a substrate, with the sketch shown in Fig.
4.2. Copper has current flowing through, then induces self-heating and has heat
diffusion to the substrate.
Figure 4.2: Pure copper electrical-thermal modeling sketch.
To understand the thermal effect of copper, we need to solve the heat conduction
equation for copper.
Acu∇(kcu∇Tcu) + p′cu − gcu−sub(Tcu − Tsub) = 0 (4.15)
where the Cu thermal conductivity variations with temperature, self-heating and
heat diffusion to the substrate are all included. For heat diffusion coefficient g, it is
dielectric substrate material dependent [16] and described as in equation 4.16 for a
cylindrical geometry conductor lying on substrate [123]. For a thin Cu metal line on
substrate we can approximately replace the cylinder conductor diameter d by the
width of narrow bulk metal lines.
gox =
πkox
ln(8tox/πd)
(4.16)
We developed a self consistent models which are solved by using a numerical
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shooting method [127], and the boundary conditions, namely temperatures at con-
tacts and substrate are set to be 300 K. For g, we have chosen numerically 0.1, 0.2
and 0.3 W/m/K based on the experimental results in [123]. The simulation flow is
shown in Fig. 4.3. We employ this flow for all the electrical-thermal simulations in
this chapter.
Figure 4.3: Interconnect (includes Cu, CNT, and Cu-CNT) unit cell heat conduction
self consistent simulation flow.
Simulation results
We first started by studying the copper interconnect for different metal level dimen-
sions for 7 nm technology node. Detailed dimensions data are shown in the Table 4.1
[146]. In this chapter, we have chosen interconnect sizes for intermediate (M2:M3)
and semi-global (M4:M6) metal layers based on 7 nm technology node.
Figures 4.4 and 4.5 present the temperature profiles of 7 nm node Cu line inter-
connects for metal level 2-3 and 4-6, respectively. We notice that when Cu dimen-
sions remain unchanged, as g increases, there is better heat diffusion to substrate,
hence, making Cu have a lower temperature profile. As g increase from 0.1 W/m/K
to 0.3 W/m/K, Cu maximum temperature can be decreased more than 1000 K to
less than 650 K for applied voltage of 0.9 V. The heat diffusion to the substrate is
more important when the applied voltage is increased. Thus, if high electrical bias
is applied on the interconnect, it will be important to optimize the heat diffusion
to substrate and environment. If we look into the same heat diffusion coefficient to
substrate (i.e.,the same g), we find that as Cu dimension increases, Cu resistance
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(a) Cu temperature profile (g
= 0.1 W/m/K)
(b) Cutemperature profile (g
= 0.2 W/m/K)
(c) Cu temperature profile (g
= 0.3 W/m/K)
Figure 4.4: Pure Cu interconnect metal temperature profile for 7 nm node metal
level 2-3 with heat diffusion coefficient to the substrate (a) g = 0.1 W/m/K. (b) g
= 0.2 W/m/K. (c) g = 0.3W/m/K.
(a) Cu temperature profile (g
= 0.1 W/m/K)
(b) Cutemperature profile (g
= 0.2 W/m/K)
(c) Cu temperature profile (g
= 0.3 W/m/K)
Figure 4.5: Pure Cu interconnect metal temperature profile under various electrical
bias for 7 nm node metal level 4-6 with heat diffusion coefficient to the substrate
(a) g = 0.1 W/m/K. (b) g = 0.2 W/m/K. (c) g = 0.3 W/m/K.
decreases, thus more current flowing through the Cu metal, and hence, Cu metal
joule heating increases which causes higher temperature profile.
In Fig. 4.6 and Fig. 4.7, we show the I-V variations and resistance variations as
a function of applied voltage. For an ideal conductor, current increases with applied
voltage. After taking into the account the self-heating effect, conductor resistance
increases with temperature. Therefore, current of the realistic conductor is no more
linearly varied with applied voltage but showing a saturated trend, or even drops
down when self-heating is dominating the conductor resistance. In Fig. 4.6, the
saturation trend of I-V curves are shown for Cu lines in (a) metal layer 2-3 and
(b) metal layer 4-6. Even though larger Cu lines have less resistance and higher
current flowing, however, we deduce from Fig. 4.4 and 4.5, larger metal lines have
higher temperature profiles, hence we can not easily conclude that larger metal lines
suffered less self-heating issues. We extract the maximum current carrying density
(Ampacity) of these two case studies. We obtained 1.49·108 A/cm2 and 8.42·107
A/cm2 current carrying ampacity for metal 2-3 and metal 4-6, respectively under
applied voltage 1.8 V, which is partly because metal 4-6 have larger cross section
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area.
(a) Cu (M2:M3) I-V curves (b) Cu (M4:M6) I-V curves
Figure 4.6: Pure Cu interconnect metal I-V variations under different heat diffusion
coefficient to the substrate for (a) Metal level 2-3. (b) Metal level 4-6. The unit of
heat diffusion coefficient g is W/m/K.
(a) Cu (M2:M3) Resistance (b) Cu (M4:M6) Resistance
Figure 4.7: Pure Cu interconnect metal Resistance variations under different heat
diffusion coefficient to the substrate for (a) Metal level 2-3. (b) Metal level 4-6. The
unit of heat diffusion coefficient g is W/m/K
In Fig. 4.7, we observed that with the increase of applied voltage from 0.3 V to
1.8 V, Cu line resistances are increased by ∼4X and ∼5X for metal level 2-3 and
4-6 respectively.
4.3.2 Electrical-thermal model & simulation results in CNTs
In this section, we present the electrical-thermal transport model in standalone
SWCNT and MWCNT on a substrate.
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Electrical-thermal model
We employ a similar modeling strategy as that for Cu lines. We have the SWCNT
or MWCNT lying on a substrate. Electrical bias (or current) is applied on CNT
line. CNT has self-heating along the tube and heat diffusion to substrate. CNT
electrical-thermal model sketch is shown in Fig. 4.8.
Figure 4.8: Standalone CNT electrical-thermal modeling sketch.
ACNT∇(kCNT∇TCNT ) + p′CNT − gCNT−sub(TCNT − Tsub) = 0 (4.17)
We solve the heat conduction equation for both SWCNT and MWCNT. Self-
heating, temperature dependent thermal conductivity and heat diffusion terms are
aforementioned in equations 4.13, 4.14 and 4.16. We solve the heat conduction
equation by the same self consistent numerical method as that for Cu model. We also
update CNT resistance calculation as shown in equation 4.18 which has temperature,
applied voltage and length dependencies.
RCNT (V, T ) = Rc +
h
4q2
{1 +
∫ L/2
−L/2
dx
λeff [V, T (x)]
} (4.18)
Simulation results
Based on the electrical-thermal models, we performed simulations for both SWCNT
and MWCNT with diameter of 3 nm and 6 nm respectively. The reason that we
selected 6 nm for MWCNT is based on experimental measurements in our H2020
CONNECT project. However, due to the timelines of this project and the thesis,
we were not able to compare our simulation results to experimental data at the time
thesis submission.
In the following sections, we present temperature profiles, I-V and resistance
variations for both SWCNT and MWCNT.
• Standalone SWCNT Temperature profile & I-V & Resistance variations
In Fig. 4.9, we notice that the increase in temperature with applied voltage is
much lower than that of Cu. For example, under 1 V of applied voltage, SWCNT
maximum temperature varies from 360 K to 320 K when g changes from 0.1 W/m/K
to 0.3 W/m/K. We expect little increase in SWCNT temperature when small bias
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(a) SWCNT temperature pro-
file (g = 0.1 W/m/K)
(b) SWCNT temperature pro-
file (g = 0.2 W/m/K)
(c) SWCNT temperature pro-
file (g = 0.3 W/m/K)
Figure 4.9: SWCNT (D = 3 nm) interconnect temperature profile with heat diffusion
coefficient to the substrate (a) g = 0.1 W/m/K. (b) g = 0.2 W/m/K. (c) g = 0.3
W/m/K.
(a) SWCNT I-V curves (b) SWCNT Resistance
Figure 4.10: SWCNT interconnect (a) I-V variations (b) resistance variations under
different heat diffusion coefficient g values (W/m/K) to the substrate.
is applied for g = 0.3 W/m/K. Similar to Cu, large g values will directly improve
the SWCNT thermal dissipation. We further analyse SWCNT I-V variations and
resistance changes as shown in Fig. 4.10 (a) and (b), respectively. In (a), we notice
that the current flowing in SWCNT is one order of magnitude lower than that in
Cu, and this is due to the high resistance of SWCNT, as shown in (b). SWCNT
has only one single conducting shell and high quantum resistance which induce
significant self heating effect. Even though the effective resistance of SWCNT is
very high, meaning less current passing through, due to its small cross sectional
area, we can still extract a 3.8·108 A/cm2 of ampacity and a conductivity of 8.6·104
S/cm under applied voltage of 1 V.
75
Chapter 4
• Standalone MWCNT Temperature profile & I-V & Resistance variations
We continue to analyse the MWCNT electrical-thermal effects. Form Fig. 4.11,
we notice that the maximum temperatures are higher than that in SWCNT cases
with different g values, and MWCNTs have still better thermal dissipation than
that for Cu lines. For g = 0.3 W/m/K, under 0.3 V applied bias, only 10 K of
maximum temperature is found. We observed that CNTs (SW and MW) have in
general better temperature dissipation than Cu lines, which can be explained by
their better thermal conductivities. Concerning the I-V and resistance variations
for MWCNT, they are shown in Fig. 4.12 (a) and (b), respectively. MWCNT has
higher current than SWCNT and is similar to that in Cu lines. In this case study,
MWCNT shows a more obvious trend of current saturation than what is shown in
SWCNT case. We observed a current drop on MWCNT when g = 0.1 W/m/K
after applying a voltage more than 0.5 V. For a small heat diffusion coefficient
to substrate, self heating becomes dominant under high bias, while for lower bias
(<0.2 V), there is not obvious distinction of current for different g values. This
is also shown in the resistance variation where the resistances are increased in the
same manner under lower bias. However, when bias voltage is 0.8 V, resistance has
been increased by almost 5X for g = 0.1 W/m/K. We have calculated the ampacity
and conductivity for MWCNT under 0.8 V and 8.2·108 A/cm2 and 3·105 S/cm are
obtained respectively.
(a) MWCNT temperature
profile (g = 0.1 W/m/K)
(b) MWCNT temperature
profile (g = 0.2 W/m/K)
(c) MWCNT temperature
profile (g = 0.3 W/m/K)
Figure 4.11: MWCNT (D = 6 nm) interconnect temperature profile with heat dif-
fusion coefficient to the substrate (a) g = 0.1 W/m/K. (b) g = 0.2 W/m/K. (c) g
= 0.3 W/m/K.
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(a) MWCNT I-V curves (b) MWCNT Resistance
Figure 4.12: MWCNT (D = 6 nm) interconnect (a) I-V variations, (b) Resistance
variation under different heat diffusion coefficient g (W/m/K) to the substrate.
4.3.3 Electrical-thermal model in Cu-CNT composite
(a) Cu-CNT composite (b) Horizontal/Vertical aligned Cu-CNT
Figure 4.13: (a) Cu-CNT composite for global interconnects (b) Horizontally and
vertically aligned Cu-CNT composite for global interconnects.
Figure 4.13 illustrates the sketch of Cu-CNT composite interconnects using ver-
tically and horizontally aligned CNTs deposited by Copper. Cu-CNT composite
material formation process is challenging and here we only investigate its electrical-
thermal properties by theoretical modeling. To have a compact model for Cu-CNT
composite, we start by looking into a unit cell of composite material, composed by
a standalone SW or MW CNT and surrounded by copper. As shown in Fig. 4.14,
the unit composite cell lies on a substrate.
When we apply a current or electrical bias to the composite interconnect, current
passes through both copper and CNT (see Fig. 4.15). Here, we do not consider the
heat exchange between the Cu and CNT based the assumption that the thermal re-
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Figure 4.14: Cu-CNT composite unit cell geometry sketch.
Figure 4.15: Cu-CNT composite unit cell electrical-thermal modeling sketch.
sistance between Cu and CNT is relatively ignorable compared with that between Cu
and the substrate. Similarly, we assume that there is no current exchange between
CNT and Cu on the same cross section because the CNT and Cu are in parallel and
have identical voltage distribution along the current flowing direction. The reasons
that we did not consider more in depth the electrical and thermal exchanges are 1)
more fundamental physical mechanisms need to be studied by using first principle
based modeling and simulations and 2) much more complex numerical models need
to be developed. These reasons are out of the scope of this thesis. Hence, in other
words, in this thesis, the CNT and Cu are perfectly thermally coupled and exchange
heat with the substrate and electrodes of the interconnect. Furthermore, the equiv-
alent resistance directly affects the total current flowing into both parts. In the
near future, we would like to investigate more in depth the electrical and thermal
exchange at the interface of Cu and CNTs, which can be an important complement
to this model.
ACNT∇(kCNT∇TCNT ) + p′CNT = 0
ACu∇(ku∇TCu) + p′Cu − gCu−sub(Tcu − Tsub) = 0
(4.19)
For Cu-CNT composite, we need to simultaneously solve both the heat con-
duction equations for CNT and Cu (see equation 4.19). In this case, only outer
copper will have the heat diffusion term and CNT will only remain the self-heating
term. We solve the two differential equations self consistently by updating each time
their temperature profiles and resistances. Updating equivalent total resistance will
update the total current in the composite, then update the self-heating on each
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of them. When the temperature has a convergency of T < 0.1 K, the simulation
iteration stops. Simulation flow is basically the same to that in Fig. 4.3.
4.3.4 Thermal effect simulation results of Cu-CNT compos-
ite
We first study the temperature variation of Cu-CNT under different electrical bias
applied, as well as different heat diffusion coefficients to substrate. Composite unit
cell dimensions have the same dimensions as Cu metal level 2-3 and 4-6 for 7 nm
technology node as shown in Table 4.1. CNTs dimensions are 3 nm and 6 nm for
SWCNT and MWCNT respectively as in previous sections.
SWCNT-Cu composite
In Fig. 4.16 and 4.17, we show the temperature variations of SWCNT-Cu composite.
We notice that the composite has similar temperature profiles as SWCNT and much
lower than that of Cu. SWCNT-Cu composite has maximum temperatures slightly
higher than those of SWCNT, which is due to the additional Cu in parallel, leading to
larger current under the same bias voltage. Thanks to the higher SWCNT thermal
conductivity than that of Cu, the composite has thus much smaller temperature
profile. Comparing Fig. 4.16 and 4.17, we find the same trend that larger dimension
of composites has higher temperature due to more current flowing through and
induce higher self heating. We also notice that SWCNT-Cu composite is relatively
more sensitive to the applied bias than the standalone SWCNT. For standalone
SWCNT, there is 50 K of the maximum temperature increased (from 310 K to 360
K) when applied voltage increases from 0.5 V to 1V for g = 0.2 W/m/K. Nevertheless
for SWCNT-Cu composite, with the same g value, the maximum temperatures are
increased by 70 K and 220 K with a very small voltage change (from 0.1 V to 0.3
V) for dimensions corresponding to metal level 2-3 and 4-6 respectively. (4.16 (b)
and 4.17 (b)).
I-V and resistance variations are shown in Figs. 4.18 and 4.19. We notice that
the currents are similar to that in SWCNT and the resistances are much lower.
This is due to the parallel conductors between SWCNT and Cu, indicating that the
equivalent total resistance is limited by the smaller one. And the total SWCNT-
Cu resistance is the lowest resistance compared to Cu and SWCNT knowing that
composite dimensions are the same as Cu dimensions taking as in Table 4.1 and
SWCNT has a diameter of 3 nm.
We extract the ampacity and conductivity of SWCNT-Cu composite for those
two dimension of metal level cases. For dimensions corresponding to metal level 2-3,
the composite has ampacity of 1.4·108 A/cm2 and conductivity of 2.8·104 S/cm for
applied voltage of 1 V and g = 0.3 W/m/K. For metal level 4-6, V = 1 V and g
= 0.3 W/m/K, the ampacity and conductivity are calculated as 8·107 A/cm2 and
2.4·104 S/cm. We notice that, in larger dimensions SWCNT-Cu composite, there is
lower ampacity and conductivity. The main reasons for this phenomenon are that: 1)
ampacity and conductivity are cross sectional area related. Even though the current
and conductance is higher, the corresponding cross sectional area is larger as well,
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(a) SWCNT-Cu temperature
profile (g = 0.1 W/m/K)
(b) SWCNT-Cu temperature
profile (g = 0.2 W/m/K)
(c) SWCNT-Cu temperature
profile (g = 0.3 W/m/K)
Figure 4.16: SWCNT-Cu composite interconnect temperature profile. Dswcnt = 3nm,
and surrounding Cu dimensions are taken for 7 nm node metal level 2-3. Temper-
ature variations under different heat diffusion coefficients to the substrate (a) g =
0.1 W/m/K. (b) g = 0.2 W/m/K. (c) g = 0.3 W/m/K.
(a) SWCNT-Cu temperature
profile (g = 0.1 W/m/K)
(b) SWCNT-Cu temperature
profile (g = 0.2 W/m/K)
(c) SWCNT-Cu temperature
profile (g = 0.3 W/m/K)
Figure 4.17: SWCNT-Cu composite interconnect temperature profile.Dswcnt = 3nm,
and surrounding Cu dimensions are taken for 7 nm node metal level 4-6. Temper-
ature variations under different heat diffusion coefficients to the substrate (a) g =
0.1 W/m/K. (b) g = 0.2 W/m/K. (c) g = 0.3 W/m/K.
leading to smaller ampacity and conductance. 2) due to thermal effect, current
and resistance under increased applied voltages are not in linear relationship with
dimensions. Hence, we can not simply conclude that larger dimension composite cell
should have better ampacity or conductivity. 3) in our simulations, g is not varied
with the cross section or transverse size, such as the diameter of CNT. This can
bring some inaccuracy as the g is expected to be larger when the interconnect has
larger surface interacted with the substrate. To summarize, there are five factors
playing a role in determining the interconnect ampacity and conductivity, such as
dimensions, resistance, current, self heating and heat diffusion to environment. So,
contradictory with the traditional electrical performance of a conductor with its
transverse size relationship, the interconnect conductivity is not increased with its
transverse size but may show the opposite trend after taking the self heating thermal
effect into consideration.
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(a) SWCNT-Cu I-V curves (b) SWCNT-Cu I-V curves
Figure 4.18: SWCNT-Cu composite interconnect I-V variations under different heat
diffusion coefficient to the substrate for (a) surrounding Cu with dimension of metal
level 2-3. (b) surrounding Cu with dimension of metal level 4-6. SWCNT with its
diameter of 3 nm. The unit of heat diffusion g coefficient is W/m/K.
(a) SWCNT-Cu Resistance (b) SWCNT-Cu Resistance
Figure 4.19: SWCNT-Cu composite interconnect Resistance variations under differ-
ent heat diffusion coefficient to the substrate for (a) surrounding Cu with dimension
of metal level 2-3. (b) surrounding Cu with dimension of metal level 4-6. SWCNT
with its diameter of 3 nm. The unit of heat diffusion g coefficient is W/m/K.
MWCNT-Cu composite
For MWCNT-Cu composite, we show the temperature profiles in Figs. 4.20 and 4.21
for composite dimensions corresponding to metal level 2-3 and 4-6 respectively. We
observe MWCNT-Cu composite has lower magnitude of temperature increase than
that in MWCNT. However, if we compare MWCNT-Cu to SWCNT-Cu composite
temperature profiles (Fig. 4.16), for g = 0.1 W/m/K, MWCNT-Cu has slightly lower
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(a) MWCNT-Cu temperature
profile (g = 0.1 W/m/K)
(b) MWCNT-Cu temperature
profile (g = 0.2 W/m/K)
(c) MWCNT-Cu temperature
profile (g = 0.3 W/m/K)
Figure 4.20: MWCNT-Cu composite interconnect temperature profiles.
Dmwcnt = 6nm, and surrounding Cu dimensions are taken for 7 nm node metal
level 2-3. Temperature variations under different heat diffusion coefficients to the
substrate (a) g = 0.1 W/m/K. (b) g = 0.2 W/m/K. (c) g = 0.3 W/m/K.
(a) MWCNT-Cu temperature
profile (g = 0.1 W/m/K)
(b) MWCNT-Cu temperature
profile (g = 0.2 W/m/K)
(c) MWCNT-Cu temperature
profile (g = 0.3 W/m/K)
Figure 4.21: MWCNT-Cu composite interconnect temperature profiles.
Dmwcnt = 6nm, and surrounding Cu dimensions are taken for 7 nm node metal
level 4-6. Temperature variations under different heat diffusion coefficients to the
substrate (a) g = 0.1 W/m/K. (b) g = 0.2 W/m/K. (c) g = 0.3 W/m/K.
temperature, but for g = 0.2 W/m/K or larger, MWCNT-Cu has a little bit higher
maximum temperature than that in SWCNT-Cu under the same applied bias. This
can be qualitatively explained as follows: compared with MWCNT-Cu, SWCNT-Cu
composite has relatively smaller electrical and thermal conductance, meaning smaller
current (and thus self-heating) but also worse heat dissipation in the current flowing
direction. So, depending on the mutual competition between the self-heating and
heat dissipation, SWCNT-Cu can be of smaller or larger temperature profile than
that of MWCNT-Cu. When the g is small like 0.1 W/m/K here, indicating limited
heat dissipation into the substrate, the overall interconnect heat dissipation will be
more degraded for the SWCNT-Cu than MWCNT-Cu, leading to larger temperature
profile for SWCNT-Cu. If g is increased, such as 0.2 W/m/K, then the opposite
phenomenon will show, as observed in the simulations. Similar phenomena are also
observed for larger dimension composite wires if we compare Figs. 4.21 and 4.17.
Moreover, we show the I-V and resistance variations for MWCNT-Cu composite
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(a) MWCNT-Cu I-V curves (b) MWCNT-Cu I-V curves
Figure 4.22: MWCNT-Cu composite interconnect I-V variations under different
heat diffusion coefficients to the substrate for (a) surrounding Cu with dimensions
of metal level 2-3. (b) surrounding Cu with dimensions of metal level 4-6. MWCNT
has a diameter of 6 nm. The unit of heat diffusion g coefficient is W/m/K.
(a) MWCNT-Cu Resistance (b) MWCNT-Cu Resistance
Figure 4.23: MWCNT-Cu composite interconnect Resistance variations under dif-
ferent heat diffusion coefficients to the substrate for (a) surrounding Cu with di-
mensions of metal level 2-3. (b) surrounding Cu with dimensions of metal level 4-6.
MWCNT has diameter of 6 nm. The unit of heat diffusion g coefficient is W/m/K.
in Figs. 4.22 and 4.23. MWCNT-Cu has higher current and lower resistance for
both low level intermediate (metal level 2-3) and global (metal level 4-6) intercon-
nect dimensions than SWCNT-Cu. We calculate the ampacity and conductivity for
MWCNT-Cu composite. For intermediate level wire, ampacity of 1.7·108 A/cm2 and
conductivity of 5.1·104 S/cm are found. For global level, the extracted ampacity and
conductivity are 8.6·107 A/cm2 and 2.6·104 S/cm, respectively. We find the same
observations as previous for SWCNT-Cu, that dimensions, resistance, current, self
heating and heat diffusion coefficient will all impact the finally observed electrical-
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thermal performance. Self heating and resistance are not linearly decreased when
the interconnect transverse dimensions are increased. This can be understood as
that for SWCNT-Cu. Hence, lower ampacity and conductivity can be obtained in
larger dimension MWCNT-Cu composite wire as well.
4.4 Discussion
Figure 4.24: Ampacity vs. Conductivity [144].
We develop and evaluate self-consistent electrical-thermal models for different
types of Cu, CNTs and CNTs-Cu composite. We have extracted their ampacity
and conductivity to understand their potential for interconnects applications. Due
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to the lack of our proper experimental measurements, we compare our models to
the state-of-the-art literature experimental results in [144] even though there exist
many process variations in the experimental measurements such the measurement
setup and quality of interconnects, etc. This comparison aims to further propose
possible investigations in order to optimize our models.
In Fig. 4.24, it shows the ampacity and conductivity results on various metals
and CNT based materials for possible interconnect applications. Our model for
MWCNT-Cu composite, with the Cu dimensions of width W = 10.8 nm and height
H = 21.8 nm corresponding to on-chip low level intermediate interconnect metal
level 2-3 and MWCNT diameter of 6 nm which is chosen based on the individual
CVD grown MWCNT process in our project, shows an ampacity of 1.7·108 A/cm2
and conductivity of 5.1·104 S/cm. We compare this result to the best experimental
measurements in [144], and find that the ampacity is in the same order of magnitude
while conductivity is less one order of magnitude lower. In [144], the measurements
are based on MWCNT bundles which we can expect higher conductivity when the
composite is in form of large bundles of CNTs while in our case it is an standalone
MWCNT surrounded by Cu. Knowing that, in our test case, the quantum resistance
is not involved in self-heating but it does reduce the overall current of the CNT-Cu
interconnect. By increasing the number of CNTs in parallel as in the experiments,
the equivalent quantum resistance is reduced while the thermal performance are
not simultaneously increased. This could be the reason why the experimentally
measured CNT-Cu composite has much better conductivity but comparable thermal
performance. In addition, in our model, our heat diffusion coefficient to substrate
g is not dependent on the transverse size of the interconnect. In addition, the
electrical-thermal performance of composite is strongly dependent on the g, which
is not possible to be extracted by experiments and thus can be very different for the
simulation and experiments. Hence, find the conservative results of the composite
in this thesis. Furthermore, in [144], deposited Cu materials can be a sort of dopant
that results in doping effect to CNTs bundles, which may enhance the composite
material conductivity as in the experiments but is not considered in the simulation
study.
We also look into our MWCNT electrical-thermal model. Our MWCNT model
shows ampacity and conductivity of 8.2·108 A/cm2 and 3·105 S/cm which are very
close to the MWCNT-Cu composite measurement results. This comparison moti-
vates us to further investigate the possible coupling mechanisms between Cu and
CNTs which is not considered in our models. In addition, we show our 7 nm tech-
nology node Cu interconnect (metal level 2-3) line ampacity and conductivity under
high applied voltage (1.8 V) with thermal effects. We find higher ampacity and
lower conductivity.
Therefore, we propose more investigations on the Cu and CNTs interface cou-
pling mechanisms, such as thermal exchange and electrical exchange (i.e., doping
effect). We also need to look into fundamental atomistic simulations to understand
the metal-CNT interface contact thermal diffusions, as well as including surface de-
pendent heat diffusion coefficient to environment. Additionally, for experiments,
large amount of CNTs are deposited by Cu seeds for growing Cu materials. In this
case, Cu may has different electrical-thermal behaviours to bulk metal properties.
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And there would be some portions of the composite are fully filled by Cu without
CNTs. Aforementioned reasons could all change the composite electrical-thermal
properties.
In this chapter, we showed an exploration of CNT-Cu composite electrical-
thermal properties for the potential usage for interconnect applications. This explo-
ration is the first time to establish a systematically macroscopic electrical-thermal
model for CNT-Cu composite. There are still lots of physical mechanisms to be
understood and integrated to this composite model.
4.5 Conclusion
In this chapter, we proposed a systematic study on the electrical-thermal effects
of carbon based nanotubes and composite materials for interconnect applications.
Based on our previous electrical based models of CNTs, we incorporated thermal
effect into electrical performance modeling (i.e., thermal based scattering and self
heating) of CNTs and CNT-Cu composite. Temperature profiles along the carbon
based interconnect wires, I-V and resistance variations are evaluated. We extracted
their ampacity and conductivity from our simulations in order to compare with
state-of-the-art literature measurements. The comparison indicates and encourages
us to further investigate the coupling effects, doping effects, contact effects and heat
diffusion effects in order to have accurate physics based compact models for possible
and potential circuit level simulations.
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Table 4.1: Width, thickness, and effective Cu resistivity values normalized to the bulk resistivity of 1.8 µΩ·cm for interconnect
layers at the 45-, 22-, 11-, and 7-nm technology nodes based on the Nangate open cell library interconnect stack and assuming a
dimensional scaling factor of 0.7X at each new technology generation. [146]
Width (nm) Thickness (nm)
ρ1 ρ2 ρ3 ρ4 ρ5p = 0, R = 0.43 p = 0, R = 0.43 p = 0.2, R = 0.3 p = 0.25, R = 0.13
M1
45 nm 70 130 - 2.81 2.3 1.94 1.68
22 nm 35 65 5.1 4.49 3.44 2.7 2.14
11 nm 17.4 32.5 12.98 7.75 5.63 4.13 3.01
7 nm 10.8 20.2 29.47 13.29 9.36 6.58 4.52
M2:M3
45 nm 70 140 - 2.79 2.29 1.93 1.67
22 nm 35 70 5.05 4.44 3.41 2.67 2.12
11 nm 17.4 35 12.8 7.67 5.56 4.07 2.96
7 nm 10.8 21.8 28.97 13.13 9.24 2.35 4.44
M4:M6
45 nm 140 280 - 1.84 1.62 1.46 1.35
22 nm 70 140 2.67 2.53 2.09 1.77 1.54
11 nm 35 70 4.73 3.85 2.98 2.35 1.89
7 nm 21.8 43.6 7.75 5.75 4.26 3.2 2.41
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Circuit Level Analysis of Carbon
Nanotube Interconnects
5.1 Introduction
Along with device scaling and ultra dense integration, interconnects become criti-
cal and important for improving overall circuit performance and power dissipation.
Conventional copper (Cu) interconnects have reached its physical bottleneck due to
high resistivity with surface scattering and grain boundary effect [65, 143]. Scaling
limitations and electromigration issues [87, 150] motivate us seeking for new com-
ponent and materials for future interconnects. Carbon nanotubes (CNTs) based
local interconnects become a promising candidate thanks to the ballistic electrical
transport [89], high thermal conductivity [14, 98] and high scalability [71]. How-
ever, chirality controllability and contact resistance are still considerable issues for
CNT interconnects [59, 78]. Hence, doping of CNTs has been investigated as a way
to overcome the CNTs variability [109], convert semiconducting shells to metallic
behaviour [94] and mitigate contact resistance drawback.
Physical understanding and compact modeling of CNT interconnects provide us a
meaningful and practical way to integrate CNT interconnects into circuit level and
analyse the overall benchmark performance and energy delay product. Knowing
various advantages of CNT interconnects, it is necessary to combine them with
highly performed and advanced devices in the circuit benchmark. Carbon nanotube
field effect transistor (CNTFET) [58] as one of the promising emerging technologies
with additionally carbon based feature can be of interest and potential possibility
for future all carbon technology. Moreover, in 2017, more than one million resistive
random-access memory (RRAM) cells and more than two million CNTFETs were
integrated in a single chip by vertical stacking [137] for energy efficient digital logic
circuit [55, 163] and dense data storage [168]. Conventional Cu interconnects are
used in [137].
In order to further understand circuit level performance of doped MWCNT in-
terconnects and the potential of all carbon technology, we compare CNT based field
effect transistors with standalone MWCNT interconnect (CNTFET + MWCNT
line) with FinFET and conventional Cu interconnect (FinFET + Cu line) as two
advanced technology testcases. CNTFET, 7nm FinFET and PTM Cu interconnect
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Table 5.1: Experimental contact resistance realized with different contact materials
and contact structure
Contact material Rc (Ohm cm2) Comments References
Silver 2E-2 SWCNT film side contact Jackson and Grahama [67]
Pt 1.1E-6 SWCNT film side contact Koechlin et al. [74]
Pd 3.49E-9 Individual SWCNT side contact Franklin and Chen [54]
Pd/Au 3.9E-8 CNT line end contact Chiodarelli et al. [32]
Ti/Au 5E-7 Via end contact (bottom + top) Chiodarelli et al. [42]
Ti/Al 1.4E-8 Via end contact (bottom + top) Lee et al. [86]
CNT 1.4E-7 MW/MW side contact Santini et al. [133]
Carbon EBID* 4.1E-10 Individual MWCNT end contact Kim et al. [73]
Carbon EBID* 9E-9 Individual MWCNT side contact Kim et al. [73]
*Electron beam induced deposition (EBID) of
carbon nanotube.
models are used to perform circuit level simulations. Overall circuit delay, power
and energy delay product are studied for both testcases.
Furthermore, based on our established CNT electrical compact models, we in-
tegrated our model into larger scaled benchmark: Full-adder in order to analyse
the overall circuit level performances. Our CNT interconnect models will be com-
pared with conventional Cu model and ideal interconnect models for the usage in
the same benchmark. More circuit level analysis will be driven in the last section of
this chapter.
Some of the contents in this Chapter will be submitted to:
Jie Liang, et al. and A. Todri-Sanial, “Circuit Level Analysis of Pt-Salt Doped
Multi-Wall Carbon Nanotubes with Contacts for Local Interconnect Applications”.
(to be submitted for IEEE Transactions on Nanotechnology).
5.2 Contacts of CNTs Interconnects
Using CNTs for local on-chip interconnects will have to consider contact resistance
of CNTs. Contacting CNTs is challenging and varies a lot for different process
and applications. Table 5.1 summarize contact resistance for different contact types
with various contact metals. From Table 5.1, we notice that, Palladium and Pal-
ladium/Gold are the most suitable metals for side- and end- contacts respectively.
In this section, we discuss CNT end- and- side contacts and incorporate analytical
Palladium end contact resistance into our circuit-level simulations.
5.2.1 Different Contacts for MWCNT
The contact between metal and CNTs can be of considerable resistance. When
connecting two metals, thanks to the significant electron density of states (DOS) of
metals, the interface contact resistance is much smaller than what one can obtain
while metal connecting to CNTs. The DOS of pristine CNTs is not comparable
with bulk metals due to its 1D quantization. For metal connecting to semiconductor
CNTs, the contact resistance is very high due to the large Schottky barrier and no
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Figure 5.1: Illustration of end and side contact for CNT interconnect.
conducting channels (no DOS at Fermi-level) at the junction interface. For metal to
metallic CNT junctions, there is no bandgap for metallic CNTs, but small DOS of
CNTs indicates a relatively high contact resistance as well. Therefore, the contact
resistance will play a critical role in CNT interconnect performance. In this section,
we discuss different types of metal-CNT contacts including end contact and side
contact. Fig. 5.1 illustrates a sketch of end- and side- contact.
Metal-CNT end contact
End contacts are contacts only to the end edges of CNTs. Here, the metal to CNT
covalent bonding dominates the contact resistance. In [28], the contact resistance
can be reduced by two orders of magnitude for metallic CNT end contacted with
TiC instead of Ti. TiC - CNT end contact resistance is shown to be around 6.8 kΩ.
End contact resistance also varies with CNT diameters and contact metal types.
End contact resistance decreases with CNT diameter as larger diameter CNT could
provide more covalent bondings. In [29], an analytical equation is extracted from
DFT (Density Functional Theory) simulations for Palladium end contact. Equa-
tion 5.1 shows the relationship between end contact resistance of each shell with
contacting shell area Ai.
Rendconi = 1.8514A
−1
i + 1.4685 (kΩ), Ai =
πD2CNTi
4
(5.1)
Metal-CNT side contact
Side contacts are contacting CNT outermost shell with a certain contact length.
There is no covalent bonding but van der waals interactions for metal-CNT side
contact. In [54], an experimental formula for side contact resistance was derived as
below shown in equation 5.2:
Rsidecon =
ρsidec
πLcDCNT
(5.2)
where Lc is the contact length, DCNT is the CNT diameter, and ρ
side
c is the resistivity
of side-contact which differs from metal resistivity or CNT resistivity. For MWCNT,
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Figure 5.2: Sketch of CNTFET based Inverter - MWCNT Interconnect - Inverter.
Figure 5.3: Circuit level simulation schematic of Inverter - Interconnect - Inverter
for two testcases: CNTFET device + MWCNT line and FinFET device + Cu line.
DCNT is the outermost shell diameter Dmax as there is no side contacts for inner
shells. In [54], a Palladium side contact resistance of about 3.3 kΩ (∼ 6.6 kΩ for
2Rc) was reported for 100 nm contact length.
Simulation setup
In our simulations, we first consider end contact resistance between CNTFET and
MWCNT interconnect. Equation 5.1 is included in MWCNT interconnect compact
model for each shell (Fig. 5.4). We have also chosen several values from 0kΩ to 5kΩ
for ideal and realistic contact resistances regardless of the contact type and contact
metal, as contact resistance is very dependent on process variation. These values
can represent different metal-CNT contact scenarios.
5.3 CNT Interconnects in Simple Test Benchmark:
Inverter to Inverter
In this section, we describe different device and interconnect models employed for
circuit level benchmarking and simulations. We investigate a Inverter - Interconnect
- Inverter benchmark for circuit level analysis. CNTFET (FinFET) based inverter
with MWCNT (Cu) interconnect are used for testcase. Simulation schematic is
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Figure 5.4: MWCNT interconnect electrical compact model [29].
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Figure 5.5: (a) and (b) shows the number of conducting channels varies with Ef
shift for metallic and semiconductor shells with respect to different CNT diameters.
shown in Fig. 5.3. We study on two different testcases represent two different
technologies as listed below:
• CNT Tech: CNTFET + MWCNT line
• CMOS Tech: FinFET + Cu line
A sketch of CNT tech is shown in Fig. 5.2 . MWCNT interconnect is placed between
gate level. CNT-metal end contact is considered in this sketch. CNTFET based
inverter structure is based on [56] which is advantageous for CNTFET alignment
and better chirality selection. This sketch is simply an illustration of our test bench
but not a circuit layout design.
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5.3.1 Testcase I: CNTFET devices with MWCNT intercon-
nect
VS-CNTFET Compact Model
We use the VS-CNTFET (Virtual-Source Model for Carbon Nanotube FETs) device
models developed by Stanford University [82, 84]. All model parameters are used
based on the user manual suggestions (i.e., 11.7 nm and 12,9 nm for gate length and
contact length respectively, SWCNT diameter = 1.2 nm, etc). Suggested parameter
values are optimized for CNTFET gate delay based on the 2023 node of the ITRS
2013 projections (LGatepitch = 28.1nm, LM1 = 25.2nm and Lpitch = 31.1nm) [1] for
5-nm technology node. We performed our simulations with different values of gate
width (W) and tube to tube spacing (s) in order to analyze overall circuit level
energy delay produce (EDP) by varying number of SWCNT tubes in the device.
MWCNT Interconnect
We employ the pristine/doped MWCNT distributed model as described in [29] and
shown in Fig. 5.4. End contact resistance is calculated for each shell with respect
to the equation 5.1. We do not consider defects at the time. MWCNT interconnect
doping concentration is represented by CNT Fermi-level shift Ef based on semi-
conductor physics. By shifting CNT Fermi-level, electron density of state (DOS)
will be increased, thus introducing additional conducting channels and further en-
hancing CNT interconnect conductivity. The relation between number of conducting
channels NC and Ef is shown in Fig. 5.5. Doping of CNT is also a mean of reducing
CNT variability [94, 30].
5.3.2 Testcase II: FinFET devices with Cu interconnect
ASAP 7nm FinFET Model
ASAP7 is a 7-nm FinFET predictive process design kit developed in collaboration
between Arizona State University and ARM Ltd. [35, 36, 152, 153, 34]. In our
simulations, we apply the original FinFET model as described in ASAP7. We choose
FinFET model with TT (regular) mode and vary number of fins. Hspice simulations
are performed for FinFET devices connected with Cu interconnect with respect to
the benchmark shown in Fig 5.3.
Cu Interconnect PTM Model
In this section, we consider Cu metal lines connecting with Cu vias, where no addi-
tional metal contact resistance for Cu interconnect. We use Predictive Technology
Model (PTM) developed by the Nanoscale Integration and Modeling (NIMO) Group
at ASU for copper interconnect [126]. As this model is limited for Cu dimensions, we
employed the PTM model with resistance and capacitance analytical formula and
thus introduced a resistivity value fitting from [91] (Table. 1). Fitting resistivity is
11.4 µΩ-cm for 7 nm line width of Cu.
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Figure 5.6: (a)-(d) are simulation results relating to Testcase A: CNT based tech-
nology. (a) represents energy delay product (EDP) as varying CNTFET width (W)
and tube to tube spacing (s) with ideal interconnects. (b) shows the circuit level
EDP variation when including pristine MWCNT interconnect between CNTFET
based Inverter 1 and Inverter 2. (c) shows the overall EDP variation with doped
MWCNT interconnects (Ef shifts 0.3 eV) under different W and s. (d) illustrates the
overall circuit EDP improvement by introducing different doping to the MWCNT
interconnects.
5.3.3 Variability Evaluations of CNTs in test benchmarks
Carbon based technology
In order to have meaningful understanding of MWCNT interconnect impacts on the
circuit level, it is necessary to optimize firstly CNTFET device. We investigate in
terms of energy delay product (EDP) of CNTFET devices with ideal and different
types of CNT interconnects. We vary CNTFET gate width (W) and tube-to-tube
spacing (s) by keeping the rest of parameters unchanged as provided by the model.
In Fig. 5.6 (a), we consider ideal interconnects where no additional parasitics
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from interconnect. We notice that CNTFET EDP is increasing with s and de-
creasing with CNTFET gate width. This can be understood as larger s (less tubes
(channels)) will improve the device power consumption by reducing driven current,
but less ballistic transport channels are worsening the delay. And we also learn that
variations of CNTFET W and s have more impacts on circuit level delay than power
consumption.
In Fig. 5.6 (b), 7 nm diameter of pristine MWCNT interconnects are included
between CNTFET inverter 1 and 2 (see Fig. 5.3 and 5.2 (a)). We vary CNTFET
W and s. End contact resistance is included in the MWCNT interconnect compact
model. Comparing to (a) with ideal interconnect, circuit level EDP for W = 1 µm
has more than one order of magnitude increased due to interconnect with small s
and about 2X increase for large s. For W = 500 nm, there are 10X and 1.25X
EDP increased for small and large s respectively. And we observed very few EDP
increase for W = 100 and 200 nm. Additionally, we notice that for s = 13 nm,
there is a minimum EDP on overall circuit level for CNTFET W = 1 µm with
pristine MWCNT interconnect. Important notice from (a) and (b) is the critical
impact of local interconnect on the overall circuit level energy efficiency, especially
for CNTFET with larger W and smaller s, where interconnects have comparable
impacts as CNTFET devices on overall circuit level.
In Fig. 5.6 (c), we introduce heavily doping (Ef shift = 0.3 eV) into MWCNT
interconnect. With doped MWCNT interconnect, we can see that overall circuit level
EDP is very close to that with ideal interconnect in (a). In this case, interconnects
performances are very much improved and devices become again dominant for the
overall circuit level energy efficiency. In Fig. 5.6 (d), we present the circuit level EDP
improvement with different doping concentration on MWCNT interconnect. Doping
has much more impacts for large CNTFET (W=1µm) than that of small CNTFET
(W = 100 nm). Comparing with pristine CNT interconnect, overall EDP can be
improved by more than 90% and 75% with lightly (Ef shifts 0.1 eV) and heavily (Ef
shifts 0.3 eV) doping for circuit benchmark with large width (W=1µm) CNTFET
with small tube spacing (large amount of SWCNT channels). For CNTFET width of
100nm with small tube spacing, 30% overall EDP can still be obtained with heavily
doping. Moreover, less than 4% EDP is improved when few SWCNT channels
existing in CNTFET (small W and large s). Furthermore, we notice that doping with
Ef shift of 0.2 eV and 0.3 eV has no much difference on overall EDP improvement.
Hence, there is not necessary to have very heavily doping when the doping process
is still challenging.
Advanced CMOS technology
We perform simulations to analyse advanced CMOS technology: FinFET + Cu
interconnect in terms of delay, average power and energy delay prodect (EDP). We
have varied the number of fins for 3, 5 and 10. For each fin number, we introduce
ideal interconnect and various Cu interconnects with different aspect ratio (A/R) of
3, 5 and 10. Detailed values are summarised in Table 5.2.
For FinFET devices connecting with ideal interconnects, power consumption
increases with number of fins as more fins induce higher output capacitance Cout,
hence more power consumption. Constant delay is due to the proportionally increase
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Cu Aspect Ratio (A/R) 3 Fins 5 Fins 10 Fins
Delay (ps) Power (uW) EDP (fJ·ps) Delay (ps) Power (uW) EDP (fJ·ps) Delay (ps) Power (uW) EDP (fJ·ps)
Ideal Interconnect 12.08 0.50 0.08 12.08 0.84 0.12 12.08 1.68 0.25
A/R = 3 27.49 1.66 1.25 22.36 1.98 0.99 17.73 2.85 0.90
A/R = 5 22.35 1.16 0.58 18.77 1.47 0.52 15.22 2.31 0.53
A/R = 10 15.95 0.78 0.20 15.11 1.12 0.26 13.50 1.95 0.36
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in output capacitance and driving current I (delay ∼ Cout·Vdd/I). Hence, EDP is
increased as well with number of fins. We then employ realistic Cu interconnects
with varied Cu aspect ratio into FinFET + Cu line testcase with respect to the
circuit benchmark shown in Fig. 5.3. By increasing number of fins, we observed an
overall trend of increase in power and EDP, and decrease in delay. With the increase
of the Cu interconnect aspect ratio, the overall circuit level delay, power and EDP are
improved. And this shows again the importance of local interconnects for advanced
CMOS technology. However, considering reliability of advanced technology node,
high Cu interconnect aspect ratio remains big challenge. Results shown in table
5.2 are used for further comparison with carbon based technology (CNTFET +
MWCNT line).
Carbon based vs. Advanced CMOS technologies
Figure 5.7 shows comparisons between CNT technology and advanced CMOS tech-
nology. In order to have fair comparison, we optimized the CNTFET gate width
(W) to 213 nm, as we would like to compare with tri-gate 3fins FinFET where
effective channel width 3Weff = 3× (2Hfin + Tfin) = 213nm[35].
In Fig. 5.7 (a), we compare CNT technology with CMOS technology with ideal
interconnects in terms of delay and power consumption. We can see that the FinFET
benchmark circuit always has better power consumption, and CNTFET testcase can
have better performance when CNTFET s inferior to 9 nm (including ∼25 SWCNTs
in the CNTFET). In Fig. 5.7 (b), we introduce heavily doped MWCNT intercon-
nect with Ef shift = 0.3 eV. In this case, we compare to 3 fins FinFET with Cu
interconnect of aspect ratio 5. It is noticed that the CNT based testcase (CNTFET
+ MWCNT line) can have better overall circuit performance than advanced CMOS
testcase (FinFET + Cu line) when CNTFET s is smaller than 23 nm (∼9 SWCNTs
inside CNTFET), and power consumption gets better than CMOS testcase when s
is greater than 23 nm. It is interesting to find that a trade-off point for delay and
power in CNT based testcase when CNTFET has s ∼ 9 nm connecting with heavily
doped MWCNT interconnect. This observation is also shown in Fig. 5.7 (c) that the
circuit level EDP comparison of two testcases. We can also find that for CNTFET s
inferior to 7 nm, with heavily doped MWCNT interconnect, CNTFET + MWCNT
line is having better EDP than FinFET + Cu line with Cu interconnect aspect
ratio is 10. Therefore, two interesting trade-off areas A (s = 23 nm) and B (s = 7
nm) are observed and shown in (c).
In Fig. 5.8 (a) and (b), we further analyse the impact of CNT-metal contact
resistance and doping concentration on the trade-off area A and B (see Fig. 5.7 (c)).
In this case, we varied contact resistance from 0 to 5 kΩ and Fermi-level shift from
0 (pristine) to 0.3 eV (heavily doped). In Fig. 5.8 (a), which corresponds to trade-
off area A, EDP ratio can remain inferior to 1 for contact resistance of 3 kΩ with
heavily doped (Ef shifts 0.3 eV) MWCNT interconnect. In Fig. 5.8 (b) - trade-off
area B, comparing to the best case of advanced CMOS test (FinFET + Cu line A/R
= 10), carbon based testcase overall circuit level EDP can still remain comparable
when having heavily doped MWCNT interconnect with contact resistance less than
2.8 kΩ. From these two cases, we can learn than doping of CNT interconnect can
also further mitigate contact resistance drawback, however, high contact resistance
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(c) EDP comparison between CNT tech and CMOS tech
with different interconnect configuraitons.
Figure 5.7: (a)-(c) are simulation analysis to compare carbon based technology and
advanced CMOS technology . (a) and (b) represent overall circuit level delay, power
consumption for devices (CNTFET and FinFET) with ideal and realistic (doped
MWCNT and Cu) interconnects respectively. (c) shows the circuit level energy
delay product (EDP) for CNT tech and CMOS tech with different interconnect
configurations. Pristine and heavily doped MWCNT interconnects are included for
CNTFET devices; and for FinFET devices, Cu interconnects with various aspect
ratio (A/R) are considered for comparison.
is still the critical factor for CNT local interconnects.
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(a) EDP ratio of CNT tech vs. CMOS tech with
different CNT-metal contact resistance and dop-
ing concentration for area A.
(b) EDP ratio of CNT tech vs. CMOS tech with
different CNT-metal contact resistance and dop-
ing concentration for area B.
Figure 5.8: Energy delay product ratio between CNT tech and CMOS tech for
specified area A and B (in Fig. 5.7 (c)). (a) and (b) corresponds to area A and B
respectively. MWCNT interconnect contact resistance and doping level are varied
based on different given parameters (inset tables).
5.4 CNT Interconnects in Larger Test Benchmark:
Full-adder
In order to compare the impact of CNT interconnect in the local level, ideal, cop-
per or MWCTN/SWCNT interconnect is placed at the output node of each gate,
making the circuit connection equivalent to the Fig. 5.9. Thus, three versions of
CNFET standard library are available, i.e. with ideal interconnect, copper intercon-
nect or MWCTN/SWCNT interconnect. Furthermore, to make fair and meaningful
comparisons between copper and CNT interconnect, the placement of interconnect,
geometrical parameters and equations of calculating the parasitic capacitance for
them should be carefully considered as shown schematically in Fig. 5.10. In addi-
tion, due to the increase in resistivity of copper interconnect at high scaled technol-
ogy nodes, the predicted resistivity should be calculated as well, which is shown in
Fig. 5.11. The resistance calculation for CNT interconnect is based on the compact
model proposed previously.
5.4.1 Full-adder characterization
To evaluate the impact of technology node scaling on the integrated circuits with
copper and CNT interconnects at the local level, a full-adder is used as a typical
circuit. Pristine MWCNT without defects and doping is used for CNT interconnect.
The characterization results are presented in Fig. 5.12. The results show that
without any improvement or optimization of MWCNT interconnect, such as doping
techniques and contact resistance reduction, the CNT interconnect performance is
overall worse than that of the copper interconnect at the perspective of circuit level.
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(a) Ideal Interconnect
(b) MWCNT Interconnect
(c) Cu Interconnect
Figure 5.9: Schematic of circuit gates connection of various interconnect scenarios
including the MWCNT interconnect case (a), ideal interconnect case (b) and the
copper interconnect case (c).
Figure 5.10: Corresponding Copper and CNT interconnect placement.
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(a) Metal 1 pitch vs. Technology node (b) Cu resistivity vs. Technology node
Figure 5.11: (a) Metal 1 pitch for different technology nodes from IRDS 2017. (B)
Prediction of resistivity of copper interconnect under different technology nodes
according the IRDS 2017 and that from [2].
But the disadvantage is disappearing when the technology nodes is highly scaled such
as that of 1 nm node. Thus, if the MWCNT is improved by doping and contact
resistance reduction, it can be expected that it will be of some advantages to some
extent. Fig. 5.13 shows the impact of doping by the means of Fermi level shift on
the performance of CNT interconnect (@ 5 nm node) at the full-adder circuit level.
It clearly shows that doping can enable the CNT interconnect to become better
when the doping level induced Fermi level shift is up to 0.2 eV, which however is
also technology node dependent. Also shown in Fig. 5.13 is the doping impact
on MWCNT interconnect with chirality of 1/3 which is an average value for large
number of CNTs after growth, i.e. statistical result. By doping technique, the
performance of the 1/3 chirality MWCNT can be significantly improved as the full-
adder overall characterization results show. This is because of the degeneration of
semiconducting CNT shells to metallic CNT shells after doping.
Defects can induce additional delay (similar for power) for the full-adder signif-
icantly, as shown in Fig. 5.14. Despite of the significant improvement for the 1/3
chirality MWCNT interconnect by the doping technique, for metallic MWCNT in-
terconnect, the defect will dominate the impact of CNT interconnect on the circuit
performance at various doping levels.
5.5 Discussion
In this chapter, we performed circuit level simulations by integrating standalone
doped MWCNT into gate level. Carbon based technology (CNTFET + MWCNT
line) and advanced CMOS technolgy (FinFET + Cu line) have been used as test
benchmarks. From our simulation result of 1 µm CNTFET width, important im-
pacts of interconnects on overall circuit level performance have been shown up to
one order of magnitude higher EDP after including pristine MWCNT interconnects
with CNTFET. By scaling down CNTFET width to 100 - 200 nm, this correspond-
102
Chapter 5
(a) Full-adder Delay (b) Full-adder Power
(c) Full-adder Delay/Power ratio
Figure 5.12: Delay (a) and power (b) characterization results of a full-adder at differ-
ent technology nodes. The ratio of these two interconnects and its with technology
nodes is also shown in (c).
ing increase of overall circuit level EDP is reduced to very few, as the device load
capacitance and power dissipation are much decreased.
With lightly and heavily doped MWCNT interconnects and CNTFET devices,
the overall EDP can be improved by up to 75% and 90% with CNTFET W = 1
µm. After CNTFET device scales down to 100 nm width, improvement on overall
EDP can still be up to 30%. This is because as the number of SWCNTs inside the
device is reduced by one order of magnitude, the device has already performance
improvement, and hence doping on interconnects gets less efficient on the overall
circuit level performance improvement.
Cu interconnects also have significant impacts on the overall circuit level perfor-
mance regarding the test bench FinFET + Cu line. More than 15X higher EDP
is observed comparing with ideal interconnects for 3 fins and Cu aspect ratio of 3.
With increase of number of fins on FinFET, the overall delay, power and EDP get
improved. And Cu interconnects can improve the circuit level delay, power and EDP
by increasing the aspect ratio. However, for advanced 7 nm FinFET technology with
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(a) Full-adder delay with doping of MWCNT
interconnect
(b) Full-adder power with doping of
MWCNT interconnect
Figure 5.13: Impact of doping on MWCNT interconnect performance at the full-
adder circuit level. Both total metallic CNT and CNT of 1/3 metallic chirality are
concerned and compared with copper interconnect. The study case is at the 5 nm
technology node.
(a) Full-adder delay with doping of 1/3
metallic MWCNT interconnect
(b) Full-adder power with doping of full
metallic MWCNT interconnect
Figure 5.14: Impact of CNT interconnect defects on the full-adder performance
(delay) under different Fermi levels or doping. Both 1/3 chirality MWCNT (a) and
fully metallic MWCNT are shown (b). Power results are similar changed and thus
not shown here..
Cu interconnects, we can not only scale the device but also the interconnects and
high Cu interconnect aspect ratio relies on the process reliability. Therefore, with
conventional interconnects, performance, reliability and physical scaling limitation
remain critical issues and challenges.
Comparing the two advanced technologies, FinFET + Cu line can have less
power consumption, and CNTFET + MWCNT line has better performance and en-
ergy efficiency for certain CNTFET tube spacing (s) choices. By doping of MWCNT
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interconnects, we have found two interesting trade-off areas for s ∼23 nm and ∼7
nm, where CNTFET + doped MWCNT line can have comparable or better energy
efficiency than FinFET + Cu line with Cu A/R is 5 and 10. We also notice that
doping of MWCNT interconnect can mitigate local interconnect contact resistance
drawbacks. However, high contact resistance remains critical problem to be solved
in the further research.
5.6 Conclusion
In this chapter, we investigate standalone doped MWCNT interconnect into circuit
level. We analyse gate-level performances of two advanced technologies (CNTFET
and FinFET) with its accompanied interconnects (MWCNT and Cu). Circuit-level
analysis for both CNTFET + MWCNT line and FinFET + Cu line indicate the
importance of improving interconnect performance. Doping of MWCNT shows a
good potential to be one of the promising solutions with respect to improve the
overall circuit scalability while remaining high performance and energy efficiency.
Two cross areas are observed of circuit level EDP between these two technologies
by employing doped MWCNT interconnect and selecting proper CNT interconnect
contact resistance. This also illustrates a potential possibility of an all carbon-based
circuit for future generation of ultra-large scale integrated (ULSI) circuit.
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Conclusion and Perspective
In this thesis, we have explored the potential of carbon nanotube and carbon nan-
otube - copper composite for next generation energy efficient interconnects. Based
on the state-of-the-art interconnects development, we aimed to contribute in terms of
electrical / physical compact models for carbon nanotube based interconnect models.
We have studied in different kinds of carbon nanotube interconnects, namely pris-
tine SWCNT and MWCNT, doped SWCNT and MWCNT, SWCNT-Cu composite
and MWCNT-Cu composite. We provided a physics based systematic research on
this topic with additional experimental validations.
In the following of this chapter, we conclude each of the chapter by summarizing
the main contributions and giving takeaway key messages on each research item.
We finish by highlighting possible research steps to complete this thesis and give
future research perspectives.
6.1 Conclusion
In the following, we conclude each of the chapter in this thesis.
• Chapter 2: Pristine Carbon Nanotubes
In this chapter, an enhanced compact model of MWCNT interconnect is presented
where diameter dependent contact resistance and defect-induced resistance for each
MWCNT shell are included. Based on the proposed enhanced compact model,
MWCNT interconnect resistance and performance variations (including delay, power,
and PDP) are analyzed including variations on diameter, defect densities, chirality,
and shell-to-contact connectivity. We identify that the diameter, defects, chirality,
and all-sources variations all produce Lognormal resistance and performance distri-
butions. We find that defect variation is increased with defect density at a larger
rate than diameter variation and surpasses diameter variation at defect density of
∼15 /µm. The chirality variation is always the most dominant source of variation
even at large defect densities. We also consider the case of significantly reduced
MWCNT diameter and defect variations due to improving the quality of MWCNT
growth, where the chirality remains as the only source of variation.
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• Chapter 3: Doping of Carbon Nanotubes
In this chapter, we investigate Pt-salt doped CNT for BEOL interconnects. By
combining atomistic to circuit-level simulation and measurement results, we explain
the impact of doping on enhancing MWCNT metallic properties. Both experimental
data and simulations show that the PtCl4 represents an efficient doping strategy to
reduce MWCNT resistivity through conversion of semiconducting shells to metallic.
Doping can also be a likely solution to overcome the detrimental impacts of defects
and contact resistances for a realistic interconnect system. This represents a mile-
stone result, which could enable the success of MWCNTs as a candidate for future
back-end-of-line technology nodes interconnects. Overall, we have established the
analytical methods and simulation framework to study charge based doping impact
on MWCNT interconnects performance and variability.
• Chapter 4: Copper-Carbon Nanotube Composite
In this chapter, we proposed a systematic study on the electro-thermal effects of car-
bon based nanotubes and composite materials for interconnect applications. Based
on our previous electrical based models of CNTs, we integrated thermal effects (i.e.,
thermal based scattering and self heating). Temperature profiles along the carbon
based interconnect wires, I-V and resistance variations are evaluated. We extracted
their ampacity and conductivity from our models in order to compare with state-
of-the-art literature measurements. The comparison indicates and encourages us to
further investigate the coupling effects, doping effects and contact effects in order to
have compact physical models for possible and potential circuit level simulations.
• Chapter 5: Circuit Level Analysis of Carbon Nanotube
In this chapter, we integrate standalone doped MWCNT interconnect into circuit
level. We analyse gate-level performances of two advanced technologies (CNTFET
and FinFET) with its accompanied interconnects (MWCNT and Cu). Circuit level
analysis for both CNTFET + MWCNT line and FinFET + Cu line indicate the
importance of improving interconnect performance when we look for a highly inte-
grated and performing circuit. Doping of MWCNT shows a good potential to be
one of the promising solutions with respect to improve the overall circuit scalabil-
ity while remaining high performance and energy efficiency. Two cross areas are
observed of circuit level EDP between these two technologies by employing doped
MWCNT interconnect and selecting proper CNT interconnect contact resistance.
This also illustrates a potential possibility of an all carbon-based circuit for future
generation ultra-large scale integrated (ULSI) circuit.
In addition, we have performed circuit level simulations by employing larger
scaled benchmark: Full-adder for different interconnects usage. Performance, power
consumption and energy efficiency are analysis for ideal, Cu interconnects and
MWCNT interconnects for advanced technology node.
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6.2 Research Perspectives
6.2.1 To complete this thesis
In this thesis, we have achieved to build compact models for pristine and doped
carbon nanotubes for on-chip local interconnects by taking into the account different
variability sources (i.e., diameter, defects, chirality, shell connections to contact)
and how doping impacts the CNT performance and power consumptions. We have
investigated in depth the doping of CNTs from fundamental physics to macroscopic
compact modeling. Our models have been compared with experimental data and
showed its accuracy. Furthermore, we have studied the electro-thermal effects of
CNT and CNT based composite as potential candidates for intermediate and global
interconnects. In this study, we have considered the thermal effect on composite
materials by introduce thermal scattering, self heating and heat diffusion to the
substrate. However, in order to be robust and compact to accurate circuit design
and simulations, it is needed to investigate in depth the thermal coupling between
CNT and Cu in composite material. More investigations should be done on possible
thermal exchanges at the interface of CNT and Cu, charge transfer doping effect
between Cu and CNT, contacts thermal impacts and heat diffusion coefficient of
composite material to the environment.
6.2.2 Perspectives relating to Carbon Nanotube
All carbon based processor
Based on this thesis, we have shown carbon nanotube as viable solutions for future
interconnect applications from theoretical compact modeling. Some of the experi-
mental measurements also demonstrated the potential of doping of CNTs to mitigate
the variability impacts and enhance its electrical properties. However, relating to
the topic of future energy efficient interconnects, there are still more research needed.
Most of the industries prefer to keep the Damascus integration process by finding
new metal conductors with optimized liner and dielectric layers. This is due to the
big challenges of developing a totally innovative integration process for an all carbon
based technology. Even though the carbon based transistors are well studied during
the past decades, but integration of carbon nanotubes for all interconnects is still
to be developed and remain a lot of experimental investigations.
Carbon nanotube for memory applications
As introduced in the introduction part of this thesis, carbon nanotubes have been
used for non-volatile random access memory (NRAM) thanks to its mechanical prop-
erties. Carbon nanotubes were often used for memory devices level. However, for
nowadays memory requirements, fast, stable, energy efficient and area minimizations
are highly demanding. A lot of research are focusing on new devices for memories,
such as spin torque transfer magnetic RAM (STT-MRAM), phase change memory
(PCM), resistive switching RAM (RRAM) and conductive bridge RAM (CBRAM).
Based on this thesis, we have found carbon nanotubes having very good electrical
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performances and energy efficient, as well as with tunable dimensions. Combin-
ing carbon nanotubes interconnects with emerging memory devices would be an
interesting research topic.
Carbon nanotube for biosensing applications
During this thesis, we came to know the imperfectness of grown CNTs. Even though
with high temperature CVD growth or arc-discharge growth, we can have high
quality CNTs. But looking into the defects on CNTs, instead of removing them, we
can use the defects for biosensing applications. For most of the chemistry and biology
researches, functionalisation of materials are necessary and important. Existence of
defects in CNTs can be a good nature of being easily functionalized by different
chemical or biological elements. The functionalized CNTs can be used as mobile
probe for sensing target.
Beside of using as mobile probe for sensing, CNT based transistors can also be
used for field effect sensing. Semiconducting CNT channels in a transistor can be
tuned their energy bandgap by different virtual applied gates. Instead of an bulk
metal gate, we can use chemical or biological liquids as tunable gates. Different
molecular concentration in the liquid gate will directly impact the CNT electrical
properties and then change the transistor device behaviour.
Carbon nanotube for thermal interface
Based on the good thermal conductivity of carbon nanotubes, carbon based film or
forest can be used for thermal interface and integrated in possible thermal related
devices. Carbon nanotube forest or carbon nanotube bundles with metal composite
can be of interest for thermal conduction and heat dissipation elements.
6.2.3 Perspectives relating to Energy Efficiency
Photonic interconnects
Photonic interconnects as one of the high performance and energy efficient technol-
ogy has been used often for off-chip interconnects due to the emitter and receiver
size and cost limitations. However, on-chip photonics started to be widely investi-
gated while the conventional on-chip interconnects reach their physical limitations.
Besides finding new materials for novel interconnects, photonics on-chip also drives
a lot of attention for future interconnects applications research. There are lots of
interesting topics require further investigations and development. Such as differ-
ent laser sources with a silicon-based substrate, laser source compatible modulator
developments, energy efficient waveguide, and photo-detectors. Developing silicon
integration compatible photonic devices become a trend in the optoelectronics field.
Integration of a large number of photonic interconnects needs more investigations
and cost optimizations. New circuit design needs also to be also investigated to
adopt a novel on-chip photonic interconnects environment.
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Emerging energy efficient devices
In the past five decades, semiconductor industry has experienced from the geom-
etry based scaling (i.e., conventional MOSFET scaling) to effective performance
scaling with new device structures (i.e., FinFET, CNTFET, and nanowire-based
transistors). Based on the continuous scaling and energy efficiency request, different
hyper-performance electronic devices have attracted lots of interest. Various re-
searches have been driven for future sub-Boltmann or beyond-Boltmann field effect
transistors. Such as negative-capacitance ferroelectric field effect transistor (Fe-
FET) can reduce the subthreshold swing without modifying their transport physics,
negative-capacitance field-effect transistor (NCFET) can amplify the applied gate
voltage electrostatically, and phase transition FET (PFET) exploits the negative
differential resistance induced across the correlated material as the abrupt phase
transition takes place. This phase transformation amplifies the free-carrier concen-
tration and rises its conductivity. Looking into the beyond-Boltmann limits transis-
tors indicates a new era of future on-chip electronics with much higher performance
and energy efficiency.
Neuromorphic computing
Neuromorphic computing describes using a VLSI electronic analog circuits to mimic
neuro-biological architectures present in the nervous system. Neuromorphic com-
puting is a non Von Neumann architectures. In neuromorphic computing, novel
algorithm in software, new circuit architecture design, and novel devices develop-
ments are of huge interest. As a mimic of neuro-biological nervous system, it is
expected to be hyper-performance and energy efficient. Neuromorphic computing
opens a room where lots of inter-disciplinary research need to be studied and devel-
oped.
Quantum computing
Another non Von Neumann architecture computing is quantum computing. Quan-
tum computing uses Qubits with its superposition and entanglement of different
quantum states for its computations. Qubits are fundamental to quantum comput-
ing and can be analogous to bits in a classical computer. Qubits can be in a 1 or
0 quantum state. But they can also be in a superposition of the 1 and 0 states.
Quantum computing can be potentially used for quantum cryptography, quantum
simulations, quantum annealing and adiabatic optimizations, solving complex bio-
logical equations, and solve problems that classical computing can not practically
achieve (also known as quantum supremacy). However, for quantum computing,
there is still a big challenge of noise and error corrections, implementation in mobile
devices, and operation in room temperature or beyond.
111
Chapter
112
Appendix
Verilog-A SW CNT compact models
• CNRS - Carbon Nanotube Interconnect RC Model
Description
Our carbon nanotube interconnect compact model is developed with fundamen-
tal physics understanding and electrical modeling. Single Wall Carbon Nanotube
(SWCNT) RC electrical model takes into the account the quantum resistance and
capacitance, as well as electrostatic capacitance. A doped SWCNT interconnect
model by introducing a doping enhancement factor Nc has also included in this
model. SWCNT dimension (L and D) and contacting resistance Rc can be varied
in our models.
We have published our models with detailed Verilog-A codes on NanoHUB. If
you are interested in looking more in detail or would like to download our model for
your usage, please visit https://nanohub.org/publications/200/1.
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Verilog-A MW CNT compact models
• Multi-walled/Single-walled Carbon Nanotube (MWCNT/SWCNT) Intercon-
nect Lumped Compact Model Considering Defects, Contact resistance and
Doping impact
Description
Currently, CNT is considered as one of the primary candidates to outperform
Cu concerning performance and reliability as future back-end-of-line (BEOL) in-
terconnect material due to its properties such as ballistic transport, high thermal
conductivity, ampacity and strong sp2 bonding between carbon atoms.
Good contacts between CNT and metal electrodes are very challenging. Poor
contacts generate significant contact resistance, which severely degrades the per-
formance of CNT as interconnects. Basically, there are two kinds of contacts such
as side-contact and end-contact. The side-contact relies on Van der Waals bond
while the end-contact has covalent metal-carbon bonds as an interface. In this man-
ual, we use and describe the end-contact. The selected metal electrode is Pd. It
should be noted that SWCNT is a particular case of MWCNT and so in the follow-
ing introduction and discussion, MWCNT is regarded as a representative of CNT
interconnect.
On CVD grown CNTs, defects are omnipresent and may impact its performance.
The most typical types include vacancies, interstitials, non-hexagonal rings and
grain boundaries. Defects can trap or scatter carriers and thus, ultimately impact
CNT interconnect performance. Furthermore, CNT diameter, chirality, and defect
variations are found to play an essential role in determining the CNT performance
as interconnects. So, a MWCNT/SWCNT compact model capable of evaluating the
impact of the defects, diameter and chirality variations on its performance is of high
interest.
We present SWCNT and MWCNT interconnect compact models. These models
consider the impact of CNT defects, the chirality and contact resistance between
CNT-electrode (Pd) on CNT interconnect performances and power consumption.
Variabilities of diameter, defect resistance and chirality are also considered in these
models by enabling Monte Carlo simulation. Furthermore, the increase in charge
based doping of CNT with PtCl4 is evaluated by Fermi level shift which changes the
conducting channel of CNT and then impact the performance, power consumption
and variability of CNT interconnect.
We have published our models with detailed Verilog-A codes on NanoHUB. If
you are interested in looking more in detail or would like to download our model for
your usage, please visit https://nanohub.org/publications/243/1.
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Abstract 
Improving only the performance and energy efficiency of transistors is not sufficient for future 
systems-on-chip. On-chip interconnects have become equally critical to transistors and can detriment 
system’s performance and energy efficiency. Copper (Cu) is the state-of-the-art interconnect material 
and is reaching its physical limit due to scaling. Barrier and scattering effects induce high resistivity 
and electromigration exacerbates interconnect reliability. Carbon Nanotubes (CNTs) and Copper-
Carbon Nanotube (Cu-CNT) composite materials are of interest due to ballistic transport, high 
scalability, high thermal conductivity and high current density. We investigate from fundamental 
atomistic level to macroscopic level the physical understanding and electrical compact modelling on 
CNT and Cu-CNT composite for on-chip local and global interconnect applications. We evaluate and 
assess the different sources of variations and its impacts on CNT interconnect performance and energy 
efficiency. Charge transfer based doping of CNT is also investigated as an alternative method to further 
reduce its resistivity, mitigate CNT chirality variations and contact resistance drawbacks. Experimental 
measurement results are used to demonstrate the validity and accuracy of our established models. 
The interconnect models are finally applied to gate- and circuit- level studies as local and global 
interconnects to evaluate their performance. 
Keywords: Carbon nanotube, Interconnect, Energy efficient, Nanotechnology, Modeling 
 
Résumé 
Améliorer uniquement les performances et l'efficacité énergétique des transistors n'est pas suffisant 
pour les futurs systèmes sur puce. Les interconnexions sont également essentielles et ont de graves 
répercussions sur les performances globales du circuit et l'efficacité énergétique. Le cuivre (Cu) est le 
matériau d'interconnexion conventionnel qui a aujourd’hui atteint ses limites par suite de l’effet de la 
miniaturisation. Les effets de barrière et de dispersion induisent une résistivité élevée et une forte 
éléctromigration aggravent la fiabilité d'interconnexion. Les Nanotubes de carbone (CNT) et les 
composites de Cuivre et Nanotube de carbone (Cu-CNT) sont intéressants grâce à leur transport 
balistique, à la grande évolutivité, à la conductivité thermique élevée et à la densité de courant élevée. 
Dans ce travail, nous étudions les propriétés physiques fondamentales et électriques des CNT et des 
composite de Cu-CNT de l’échelle atomique à l’échelle macroscopique pour les applications 
d’interconnexions locales et globales. Nous évaluons les différentes sources de variabilité et leurs 
impacts sur les performances d'interconnexion des CNT et l'efficacité énergétique. Le dopage basé sur 
le transfert de charge des CNT est également étudié en tant que moyen important de réduire 
davantage sa résistivité et d’atténuer les variations de chiralité des CNT ainsi que d’alléger les effets 
sur la résistance de contact. Les résultats des mesures expérimentales sont utilisés pour démontrer la 
validité et la précision de nos modèles établis. Les modèles d'interconnexion sont enfin appliqués aux 
études à l’échelle de portes et de circuits en tant qu'interconnexions locales et globales pour évaluer 
leurs performances. 
Mots clefs: Nanotube de carbone, Interconnextion, Efficacité énergétique, Nanotechnologie, 
Modélisation 
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